共 50 条
- [1] Signal Selection Heuristics for Post-Silicon Validation [J]. PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 401 - 407
- [2] Dynamic Trace Signal Selection for Post-Silicon Validation [J]. 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 302 - 307
- [3] Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1338 - 1343
- [4] On Signal Tracing in Post-Silicon Validation [J]. 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 259 - 264
- [5] Assertion Coverage Aware Trace Signal Selection in Post-Silicon Validation [J]. PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 271 - 277
- [6] Trace Signal Selection for Debugging Electrical Errors in Post-Silicon Validation [J]. ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 625 - 625
- [10] Trace Signal Selection to Enhance Timing and Logic Visibility in Post-Silicon Validation [J]. 2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 168 - 172