Constrained Signal Selection for Post-Silicon Validation

被引:0
|
作者
Basu, Kanad [1 ]
Mishra, Prabhat [1 ]
Patra, Priyadarsan [2 ]
机构
[1] Univ Florida, Gainesville, FL 32610 USA
[2] Post Si Validation Architecture Intel Corp, Folsom, CA USA
关键词
STATE RESTORATION;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Limited signal observability is a major concern during post-silicon validation. On-chip trace buffers store a small number of signal states every cycle. Existing signal selection techniques are designed to select a set of signals based on the trace buffer width. In a real-life scenario, it is reasonable that a designer has determined some important signals that must be traced. In this paper, we study the constrained signal selection problem where a set of trace signals are already provided by the designer and the remaining signals have to be determined to improve overall restoration performance. Our experimental results using ISCAS'89 benchmarks demonstrate that up to 5% improvement can be obtained in restoration performance compared to existing approaches.
引用
收藏
页码:71 / 75
页数:5
相关论文
共 50 条
  • [1] Signal Selection Heuristics for Post-Silicon Validation
    Tummala, Suprajaa
    Liu, Xiaobang
    Vemuri, Ranga
    [J]. PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 401 - 407
  • [2] Dynamic Trace Signal Selection for Post-Silicon Validation
    Han, Kihyuk
    Yang, Joon-Sung
    Abraham, Jacob A.
    [J]. 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 302 - 307
  • [3] Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1338 - 1343
  • [4] On Signal Tracing in Post-Silicon Validation
    Xu, Qiang
    Liu, Xiao
    [J]. 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 259 - 264
  • [5] Assertion Coverage Aware Trace Signal Selection in Post-Silicon Validation
    Liu, Xiaobang
    Vemuri, Ranga
    [J]. PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 271 - 277
  • [6] Trace Signal Selection for Debugging Electrical Errors in Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    [J]. ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 625 - 625
  • [7] On Multiplexed Signal Tracing for Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (05) : 748 - 759
  • [8] Scalable Signal Selection for Post-Silicon Debug
    Hung, Eddie
    Wilton, Steven J. E.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (06) : 1103 - 1115
  • [9] On Signal Selection for Visibility Enhancement in Trace-Based Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (08) : 1263 - 1274
  • [10] Trace Signal Selection to Enhance Timing and Logic Visibility in Post-Silicon Validation
    Shojaei, Hamid
    Davoodi, Azadeh
    [J]. 2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 168 - 172