共 50 条
- [21] A Formal Perspective on Effective Post-silicon Debug and Trace Signal Selection [J]. VLSI DESIGN AND TEST, 2017, 711 : 753 - 766
- [22] Post-Silicon Validation, Debug and Diagnosis [J]. 2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : LXIII - LXV
- [23] Tutorial: Post-Silicon Validation and Diagnosis [J]. 2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 9 - 10
- [24] Past Heuristics for Near-optimal Signal Restoration in Post-Silicon Validation [J]. 2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 34 - 39
- [25] Validation Signature Testing: A Methodology for Post-Silicon Validation of Analog/Mixed-Signal Circuits [J]. 2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 553 - 556
- [26] A Hybrid Approach for Fast and Accurate Trace Signal Selection for Post-Silicon Debug [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 485 - 490
- [30] Combinational Trace Signal Selection with Improved State Restoration for Post-Silicon Debug [J]. PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1369 - 1374