A 590 μW, 106.6 dB SNDR, 24 kHz BW Continuous-Time Zoom ADC with a Noise-Shaping 4-bit SAR ADC

被引：6

作者：

Mehrotra, Shubham ^{[1
,2
]}

Eland, Efraim ^{[1
]}

Karmakar, Shoubhik ^{[1
]}

Liu, Angqi ^{[1
]}

Gonen, Burak ^{[1
,3
]}

Bolatkale, Muhammed ^{[1
,2
]}

Van Veldhoven, Robert ^{[2
]}

Makinwa, Kofi A. A. ^{[1
]}

机构：

[1] Delft Univ Technol, Delft, Netherlands

[2] NXP Semicond, Eindhoven, Netherlands

[3] Ethernovia, Zeist, Netherlands

来源：

ESSCIRC 2022- IEEE 48TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC) | 2022年

关键词：

A/D conversion; audio analog to digital converter (ADC); continuous-time delta-sigma ADC; dynamic zoom ADC; low-power circuits; noise-shaping SAR ADC; high linearity operational transconductance amplifier (OTA);

D O I：

10.1109/ESSCIRC55480.2022.9911295

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a continuous-time zoom ADC for audio applications. It combines a 4-bit noise-shaping coarse SAR ADC and a fine delta-sigma modulator with a tail-resistor linearized OTA for improved linearity, energy efficiency, and handling of out-of-band interferers compared to previous designs. In 160 nm CMOS, the prototype chip occupies 0.36 mm(2), achieves 107.2 dB SNR, 106.6 dB SNDR, and 107.3 dB dynamic range in a 24 kHz bandwidth while consuming 590 mu W from a 1.8 V supply. This translates into a Schreier figure-of-merit (FoMs) of 183.4 dB and a FoMSNDR of 182.7 dB.

引用

页码：253 / 256

页数：4

共 50 条

[31] Noise-Shaping SAR ADC Using a Two-Capacitor Digitally Calibrated DAC With 82.6-dB SNDR and 90.9-dB SFDR
Shi, Lukang
Thiagarajan, Eashwar
Singh, Rajiv
Hancioglu, Erhan
Moon, Un-Ku
Temes, Gabor C.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (10) : 4001 - 4012
[32] A 99.4 dB SFDR 91.9 dB DR Continuous-Time Incremental Delta-Sigma ADC with a Noise-Shaping SAR Quantizer and a Passive Input Feedforward Stabilization Path
Wei, Cheng-En
Kuo, Shih-Che
Chen, Chia-Hung
2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
[33] A 25MHz-BW 75dB-SNDR Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Background Offset Calibration
Zhang, Hongshuai
Zhu, Yan
Chan, Chi-Hang
Martins, R. P.
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 380 - +
[34] A 4th-Order Cascaded-Noise-Shaping SAR ADC with 88dB SNDR Over 100kHz Bandwidth
Jie, Lu
Zheng, Boyi
Chen, Hsiang-Wen
Wang, Runyu
Flynn, Michael P.
2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 160 - +
[35] A 77.1-dB-SNDR 6.25-MHz-BW Pipeline SAR ADC With Enhanced Interstage Gain Error Shaping and Quantization Noise Shaping
Hsu, Chen-Kai
Tang, Xiyuan
Liu, Jiaxin
Xu, Rui
Zhao, Wenda
Mukherjee, Abhishek
Andeen, Timothy R., Jr.
Sun, Nan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (03) : 739 - 749
[36] A 50MHz-Bandwidth 70.4dB-SNDR Calibration-Free Time-Interleaved 4th-Order Noise-Shaping SAR ADC
Jie, Lu
Zheng, Boyi
Flynn, Michael P.
2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 332 - +
[37] An Oversampling SAR ADC With DAC Mismatch Error Shaping Achieving 105 dB SFDR and 101 dB SNDR Over 1 kHz BW in 55 nm CMOS
Shu, Yun-Shiang
Kuo, Liang-Ting
Lo, Tien-Yu
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (12) : 2928 - 2940
[38] An 80dB-SNDR 98dB-SFDR Noise-Shaping SAR ADC with Duty-Cycled Amplifier and Digital-Predicted Mismatch Error Shaping
Li, Hanyue
Shen, Yuting
Xin, Haoming
Cantatore, Eugenio
Harpe, Pieter
ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 387 - 390
[39] A 40kHz-BW 90dB-SNDR Noise-Shaping SAR with 4x Passive Gain and 2nd-Order Mismatch Error Shaping
Liu, Jiaxin
Wang, Xing
Gao, Zijie
Zhan, Mingtao
Tang, Xiyuan
Sun, Nan
2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 158 - +
[40] A 40-MHz Bandwidth 75-dB SNDR Partial-Interleaving SAR-Assisted Noise-Shaping Pipeline ADC
Song, Yan
Zhu, Yan
Chan, Chi-Hang
Martins, Rui P.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (06) : 1772 - 1783

← 1 2 3 4 5 →