A 99.4 dB SFDR 91.9 dB DR Continuous-Time Incremental Delta-Sigma ADC with a Noise-Shaping SAR Quantizer and a Passive Input Feedforward Stabilization Path

被引：0
|
作者：
Wei, Cheng-En [1 ]
Kuo, Shih-Che [1 ]
Chen, Chia-Hung [1 ]
机构：
[1] Natl Yang Ming Chiao Tung Univ, Hsinchu 300, Taiwan
来源：
2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC | 2024年
关键词：
D O I：
10.1109/CICC60959.2024.10529085
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：2
相关论文
共 35 条
  • [1] Noise-Shaping SAR ADC Using a Two-Capacitor Digitally Calibrated DAC with 85.1 dB DR and 91 dB SFDR
    Shi, Lukang
    Thaigarajan, Eashwar
    Singh, Rajiv
    Hancioglu, Erhan
    Moon, Un-Ku
    Temes, Gabor
    2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 353 - 356
  • [2] An 81.5dB SNDR, 2.5 MHz Bandwidth Incremental Continuous-Time Delta-Sigma ADC in 180 nm CMOS
    Unnam, Aswani Kumar
    Banerjee, Paramita
    Krishnapura, Nagendra
    IEEE SOLID-STATE CIRCUITS LETTERS, 2024, 7 : 191 - 194
  • [3] A 188.6-μW Continuous-time Incremental Delta-Sigma ADC with Extended Counting achieving 95.2-dB SNDR and 175.4-dB FoMSNDR
    Lu, Zhaonan
    Zhao, Menglian
    Tan, Zhichao
    2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
  • [4] A 590 μW, 106.6 dB SNDR, 24 kHz BW Continuous-Time Zoom ADC with a Noise-Shaping 4-bit SAR ADC
    Mehrotra, Shubham
    Eland, Efraim
    Karmakar, Shoubhik
    Liu, Angqi
    Gonen, Burak
    Bolatkale, Muhammed
    Van Veldhoven, Robert
    Makinwa, Kofi A. A.
    ESSCIRC 2022- IEEE 48TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2022, : 253 - 256
  • [5] A 0.5-V 90-dB SNDR 102 dB-SFDR audio-band continuous-time delta-sigma modulator
    Chen, Yan
    Pun, Kong-Pang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 71 (02) : 159 - 169
  • [6] A 50 MHz BW 76.1 dB DR Two-Stage Continuous-Time Delta-Sigma Modulator With VCO Quantizer Nonlinearity Cancellation
    Dey, Siladitya
    Reddy, Karthikeyan
    Mayaram, Kartikeya
    Fiez, Terri S.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (03) : 799 - 813
  • [7] A 94dB SFDR 78dB DR 2.2MHz BW multi-bit delta-sigma modulator with noise shaping DAC
    Chen, Jianhlong
    Xu, Yong Ping
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 69 - 72
  • [8] A 20 MHz Bandwidth Continuous-Time Delta-Sigma ADC Achieving 82.1 dB SNDR and >100 dB SFDR Using a Time-Interleaved Virtual-Ground-Switched FIR Feedback DAC
    Baluni, Alok
    Pavan, Shanthi
    2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
  • [9] A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-μm CMOS
    Dörrer, L
    Kuttner, F
    Greco, P
    Torta, P
    Hartig, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) : 2416 - 2427
  • [10] A 65-dB SNDR Continuous-Time Delta-Sigma ADC Integrated by IZO Thin-Film Transistors
    Xu, Wen-Xing
    Chen, Jun-Rong
    Li, Fei-Fan
    Zhou, Lei
    Wei, Xiao-Qin
    Xu, Miao
    Wang, Lei
    Wu, Wei-Jing
    Liu, Yu-Rong
    Peng, Jun-Biao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (04) : 1804 - 1808
1234