A 94dB SFDR 78dB DR 2.2MHz BW multi-bit delta-sigma modulator with noise shaping DAC

被引:0
|
作者
Chen, Jianhlong [1 ]
Xu, Yong Ping [1 ]
机构
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 5(th)-order multi-bit lowpass delta-sigma modulator employs a proposed noise shaping dynamic element matching (NSDEM) technique to remove DAC non-linearity error. Unlike most existing DEMs trading SNR for SFDR, the proposed technique improves both SFDR and SNR. The noise shaping is incorporated in the first integrator of the loop filter without any additional analog circuitry. The fabricated modulator chip achieves 94dB SFDR and 78dB DR in 2.2MHz BW and meets the ADSL2+ specifications.
引用
收藏
页码:69 / 72
页数:4
相关论文
共 50 条
  • [1] A 94-dB SFDR Multi-Bit Audio-Band Delta-Sigma Converter with DAC Nonlinearity Suppression
    George, Swetha S.
    Song, Yu
    Ignjatovic, Zeljko
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2041 - 2044
  • [2] A 2.5MHz BW and 78dB SNDR Delta-Sigma Modulator Using Dynamically Biased Amplifiers
    Wang, Yan
    Lee, Kyehyung
    Ternes, Gabor C.
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 97 - 100
  • [3] Multi-bit Quantizer Delta-Sigma Modulator with the Feedback DAC Mismatch Error Shaping
    Sharifi, Leila
    Hashemipour, Omid
    2019 27TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2019), 2019, : 209 - 213
  • [4] A novel noise-shaping DAC for multi-bit sigma-delta modulator
    Chen, Jianzhong
    Xu, Yong Ping
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (05) : 344 - 348
  • [5] Mismatch-shaping DAC for lowpass and bandpass multi-bit delta-sigma modulators
    Shui, T
    Schreier, R
    Hudson, F
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 352 - 355
  • [6] A 2 mW, 50 dB DR, 10 MHz BW 5x Interleaved Bandpass Delta-Sigma Modulator at 50 MHz IF
    Lee, Inhee
    Han, Gunhee
    Chae, Youngcheol
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (01) : 80 - 89
  • [7] A 2-MHz BW 82-dB DR Continuous-Time Delta-Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation
    Kim, Susie
    Na, Seung-In
    Yang, Youngtae
    Kim, Suhwan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 1999 - 2006
  • [8] A 20-MHz BW MASH Sigma-Delta Modulator with Mismatch Noise Randomization for Multi-Bit DACs
    Di, Li
    Fei, Chunlong
    Zhang, Qidong
    li, Yani
    Yang, Yintang
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (07)
  • [9] An audio ADC delta-sigma modulator with 100dB SINAD and 102dB DR using a second-order mismatch-shaping DAC
    Fogleman, E
    Welz, J
    Galton, I
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 17 - 20
  • [10] A 1-V 1.1-MHz BW Digitally Assisted Multi-Bit Multi-Rate Hybrid CT ΣΔ with 78-dB SFDR
    Belotti, Oscar
    Bonizzoni, Edoardo
    Maloberti, Franco
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 289 - 292