A 94dB SFDR 78dB DR 2.2MHz BW multi-bit delta-sigma modulator with noise shaping DAC

被引：0
|
作者：
Chen, Jianhlong [1 ]
Xu, Yong Ping [1 ]
机构：
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
来源：
PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 5(th)-order multi-bit lowpass delta-sigma modulator employs a proposed noise shaping dynamic element matching (NSDEM) technique to remove DAC non-linearity error. Unlike most existing DEMs trading SNR for SFDR, the proposed technique improves both SFDR and SNR. The noise shaping is incorporated in the first integrator of the loop filter without any additional analog circuitry. The fabricated modulator chip achieves 94dB SFDR and 78dB DR in 2.2MHz BW and meets the ADSL2+ specifications.
引用
收藏
页码：69 / 72
页数：4
相关论文
共 50 条
  • [41] Design of an OTA-Miller for a 96dB SNR SC Multi-bit Sigma-Delta modulator based on gm/ID methodology
    Cubas, Heiner Alarcon
    Navarro, Joao
    2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
  • [42] A 28fJ/conv-step CT ΔΣ Modulator with 78dB DR and 18MHz BW in 28nm CMOS Using a Highly Digital Multibit Quantizer
    Shu, Yun-Shiang
    Tsai, Jui-Yuan
    Chen, Ping
    Lo, Tien-Yu
    Chiu, Pao-Cheng
    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 268 - +
  • [43] A 4.2-mW 10-MHz BW 74.4-dB SNDR Continuous-Time Delta-Sigma Modulator With SAR-Assisted Digital-Domain Noise Coupling
    Jang, Il-Hoon
    Seo, Min-Jae
    Cho, Sang-Hyun
    Lee, Jae-Keun
    Baek, Seung-Yeob
    Kwon, Sunwoo
    Choi, Michael
    Ko, Hyung-Jong
    Ryu, Seung-Tak
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (04) : 1139 - 1148
  • [44] A 92-dB DR, 24.3-mW, 1.25-MHz BW Sigma-Delta Modulator Using Dynamically Biased Op Amp Sharing
    Cho, Je-Kwang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 881 - 893
  • [45] A 99.8-dB SNDR 10kHz-BW Second-Order DT Delta-Sigma Modulator with Single OTA and Enhanced Noise-Coupling
    Lu, Jiaju
    Zhang, Siqi
    Goh, Wang Ling
    Gao, Yuan
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [46] A 1 V 59 ET/Step 15 MHz BW 74 dB SNDR Continuous-Time ΔΣ Modulator With Digital hLD Compensation and Multi-Bit FIR Feedback
    Zhang, Yi
    Chen, Chia-Hung
    He, Tao
    Meng, Xin
    Qian, Nancy
    Liu, Ed
    Elliott, Phillip
    Temes, Gabor C.
    2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, : 321 - 324
  • [47] A 10-MHz 85.1-dB SFDR 1.1-mW continuous-time Delta-sigma modulator employing calibration-free SC DAC and passive front-end low-pass filter
    Jin, Wei
    Pun, Kong-Pang
    MICROELECTRONICS JOURNAL, 2023, 131
  • [48] A 6-mW, 70.1-dB SNDR, and 20-MHz BW Continuous-Time Sigma-Delta Modulator Using Low-Noise High-Linearity Feedback DAC
    Cho, Je-Kwang
    Woo, Sunsik
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (05) : 1742 - 1755
  • [49] A 12 MHz BW, 80 dB SNDR, 83 dB DR, 4 th order CT-ΔΣ modulator with 2nd order noise-shaping and pipelined SAR-VCO based quantizer
    Dey, Siladitya
    Mayaram, Kartikeya
    Fiez, Terri
    2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
  • [50] A 0.9-V DAC-Calibration-Free Continuous-Time Incremental Delta-Sigma Modulator Achieving 97-dB SFDR at 2 MS/s in 28-nm CMOS
    Mokhtar, Mohamed A.
    Abdelaal, Ahmed
    Sporer, Markus
    Becker, Joachim
    Kauffman, John G.
    Ortmanns, Maurits
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (11) : 3407 - 3417
12345