A 590 μW, 106.6 dB SNDR, 24 kHz BW Continuous-Time Zoom ADC with a Noise-Shaping 4-bit SAR ADC

被引：6

作者：

Mehrotra, Shubham ^{[1
,2
]}

Eland, Efraim ^{[1
]}

Karmakar, Shoubhik ^{[1
]}

Liu, Angqi ^{[1
]}

Gonen, Burak ^{[1
,3
]}

Bolatkale, Muhammed ^{[1
,2
]}

Van Veldhoven, Robert ^{[2
]}

Makinwa, Kofi A. A. ^{[1
]}

机构：

[1] Delft Univ Technol, Delft, Netherlands

[2] NXP Semicond, Eindhoven, Netherlands

[3] Ethernovia, Zeist, Netherlands

来源：

ESSCIRC 2022- IEEE 48TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC) | 2022年

关键词：

A/D conversion; audio analog to digital converter (ADC); continuous-time delta-sigma ADC; dynamic zoom ADC; low-power circuits; noise-shaping SAR ADC; high linearity operational transconductance amplifier (OTA);

D O I：

10.1109/ESSCIRC55480.2022.9911295

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a continuous-time zoom ADC for audio applications. It combines a 4-bit noise-shaping coarse SAR ADC and a fine delta-sigma modulator with a tail-resistor linearized OTA for improved linearity, energy efficiency, and handling of out-of-band interferers compared to previous designs. In 160 nm CMOS, the prototype chip occupies 0.36 mm(2), achieves 107.2 dB SNR, 106.6 dB SNDR, and 107.3 dB dynamic range in a 24 kHz bandwidth while consuming 590 mu W from a 1.8 V supply. This translates into a Schreier figure-of-merit (FoMs) of 183.4 dB and a FoMSNDR of 182.7 dB.

引用

页码：253 / 256

页数：4

共 50 条

[1] A 97.99 dB SNDR, 2 kHz BW, 37.1 μW Noise-Shaping SAR ADC with Dynamic Element Matching and Modulation Dither Effect
Obata, Koji
Matsukawa, Kazuo
Miki, Takuji
Tsukamoto, Yusuke
Sushihara, Koji
2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
[2] A 62.5 kHz-BW 92 dB-SNDR noise-shaping SAR ADC with NS-CAL method
Li, Jianzheng
Zhao, Yuchen
Hu, Weimin
Yao, Jinghan
Liu, Ziwei
Qin, Yajie
MICROELECTRONICS JOURNAL, 2024, 153
[3] A 200 kHz-Bandwidth 101 dB SNDR Noise-Shaping SAR ADC with NTF Strengthening Method
Wu, Zhenhuan
Su, Jie
Chen, Lei
IEICE ELECTRONICS EXPRESS, 2024, 21 (13): : 6 - 6
[4] A 77.3-dB SNDR 62.5-kHz Bandwidth Continuous-Time Noise-Shaping SAR ADC With Duty-Cycled Gm-C Integrator
Li, Hanyue
Shen, Yuting
Cantatore, Eugenio
Harpe, Pieter
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (04) : 939 - 948
[5] A 280 μW Dynamic Zoom ADC With 120 dB DR and 118 dB SNDR in 1 kHz BW
Karmakar, Shoubhik
Gonen, Burak
Sebastiano, Fabio
van Veldhoven, Robert
Makinwa, Kofi A. A.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (12) : 3497 - 3507
[6] A 68 dB SNDR Compiled Noise-Shaping SAR ADC With On-Chip CDAC Calibration
Garvik, Harald
Wulff, Carsten
Ytterdal, Trond
2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2019, : 193 - 194
[7] A 68 μW 31 kS/s Fully-Capacitive Noise-Shaping SAR ADC with 102 dB SNDR
Leene, Lieuwe B.
Letchumanan, Shiva
Constandinou, Timothy G.
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[8] A 265 μW Continuous-Time 1-2 MASH ADC Achieving 100.6 dB SNDR in a 24 kHz Bandwidth
Billa, Sujith
Dixit, Suhas
Pavan, Shanthi
2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2019, : 123 - 124
[9] A 2.1 mW 2 MHz-BW 73.8 dB-SNDR Buffer-Embedded Noise-Shaping SAR ADC
Kim, Taewoong
Chae, Youngcheol
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (12) : 5029 - 5037
[10] A 0.87 mW 7MHz-BW 76dB-SNDR Passive Noise-Shaping Modulator Based On A SAR ADC
Dai, Zhiyuan
Hu, Hang
Li, Manxin
Ye, Fan
Ren, Junyan
2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 28 - 31

← 1 2 3 4 5 →