A 97.99 dB SNDR, 2 kHz BW, 37.1 μW Noise-Shaping SAR ADC with Dynamic Element Matching and Modulation Dither Effect

被引：69

作者：

Obata, Koji ^{[1
]}

Matsukawa, Kazuo ^{[1
]}

Miki, Takuji ^{[1
]}

Tsukamoto, Yusuke ^{[1
]}

Sushihara, Koji ^{[1
]}

机构：

[1] Panasonic Corp, Osaka, Japan

来源：

2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS) | 2016年

关键词：

SAR ADC; Sigma modulation; Noise-shaping and Dynamic element matching (DEM);

D O I：

10.1109/VLSIC.2016.7573463

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 97.99 dB SNDR, 2 kHz bandwidth noise-shaping SAR ADC was fabricated in 28 nm CMOS process. By integrating residue of 12 bit SAR AD conversion with 3rd order integrator, S modulation is achieved and noise floor of AD conversion is shaped. Distortion due to mismatch of capacitive DAC is eliminated by introducing dynamic element matching (DEM) technique and by utilizing modulation dither effect. The ADC consumes 37.1 mu W with 100 kHz sampling speed and achieves Schreier's figure of merit (FoMs) of 175.3 dB.

引用

下载

页数：2

共 50 条

[1] A 590 μW, 106.6 dB SNDR, 24 kHz BW Continuous-Time Zoom ADC with a Noise-Shaping 4-bit SAR ADC
Mehrotra, Shubham
Eland, Efraim
Karmakar, Shoubhik
Liu, Angqi
Gonen, Burak
Bolatkale, Muhammed
Van Veldhoven, Robert
Makinwa, Kofi A. A.
ESSCIRC 2022- IEEE 48TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2022, : 253 - 256
[2] A 62.5 kHz-BW 92 dB-SNDR noise-shaping SAR ADC with NS-CAL method
Li, Jianzheng
Zhao, Yuchen
Hu, Weimin
Yao, Jinghan
Liu, Ziwei
Qin, Yajie
MICROELECTRONICS JOURNAL, 2024, 153
[3] A 200 kHz-Bandwidth 101 dB SNDR Noise-Shaping SAR ADC with NTF Strengthening Method
Wu, Zhenhuan
Su, Jie
Chen, Lei
IEICE ELECTRONICS EXPRESS, 2024, 21 (13): : 6 - 6
[4] A 2.1 mW 2 MHz-BW 73.8 dB-SNDR Buffer-Embedded Noise-Shaping SAR ADC
Kim, Taewoong
Chae, Youngcheol
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (12) : 5029 - 5037
[5] A 93.6dB-SNDR 5kHz-BW Fully Dynamic Hybrid CT-DT Noise Shaping SAR ADC
Meng, Lingxin
Zhao, Menglian
Tan, Zhichao
2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
[6] A 68 dB SNDR Compiled Noise-Shaping SAR ADC With On-Chip CDAC Calibration
Garvik, Harald
Wulff, Carsten
Ytterdal, Trond
2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2019, : 193 - 194
[7] A 68 μW 31 kS/s Fully-Capacitive Noise-Shaping SAR ADC with 102 dB SNDR
Leene, Lieuwe B.
Letchumanan, Shiva
Constandinou, Timothy G.
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[8] A 1.5-MHz BW 81.2-dB SNDR Dual-Residue Pipeline ADC With a Fully Dynamic Noise-Shaping Interpolating-SAR ADC
Chung, Jae-Hyun
Kim, Ye-Dam
Park, Chang-Un
Park, Kun-Woo
Oh, Dong-Ryeol
Seo, Min-Jae
Ryu, Seung-Tak
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (08) : 2481 - 2491
[9] A 2MHz BW Buffer-Embedded Noise-Shaping SAR ADC Achieving 73.8dB SNDR and 87.3dB SEDR
Kim, Taewoong
Chae, Youngcheol
2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
[10] A 0.87 mW 7MHz-BW 76dB-SNDR Passive Noise-Shaping Modulator Based On A SAR ADC
Dai, Zhiyuan
Hu, Hang
Li, Manxin
Ye, Fan
Ren, Junyan
2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 28 - 31

← 1 2 3 4 5 →