A 97.99 dB SNDR, 2 kHz BW, 37.1 μW Noise-Shaping SAR ADC with Dynamic Element Matching and Modulation Dither Effect

被引：69
|
作者：
Obata, Koji [1 ]
Matsukawa, Kazuo [1 ]
Miki, Takuji [1 ]
Tsukamoto, Yusuke [1 ]
Sushihara, Koji [1 ]
机构：
[1] Panasonic Corp, Osaka, Japan
来源：
2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS) | 2016年
关键词：
SAR ADC; Sigma modulation; Noise-shaping and Dynamic element matching (DEM);
D O I：
10.1109/VLSIC.2016.7573463
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 97.99 dB SNDR, 2 kHz bandwidth noise-shaping SAR ADC was fabricated in 28 nm CMOS process. By integrating residue of 12 bit SAR AD conversion with 3rd order integrator, S modulation is achieved and noise floor of AD conversion is shaped. Distortion due to mismatch of capacitive DAC is eliminated by introducing dynamic element matching (DEM) technique and by utilizing modulation dither effect. The ADC consumes 37.1 mu W with 100 kHz sampling speed and achieves Schreier's figure of merit (FoMs) of 175.3 dB.
引用
下载
收藏
页数：2
相关论文
共 50 条
  • [41] A 2nd-Order Noise-Shaping SAR ADC With Lossless Dynamic Amplifier Assisted Integrator
    Zhang, Yanbo
    Liu, Shubin
    Tian, Binbin
    Zhu, Yan
    Chan, Chi-Hang
    Zhu, Zhangming
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (10) : 1819 - 1823
  • [42] Gain-boosted Complementary Dynamic Residue Amplifier for a 160 MS/s 61 dB SNDR Noise Shaping SAR ADC
    Ghaedrahmati, Hanie
    Zhou, Jianjun
    Shi, Lukang
    2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 141 - 144
  • [43] A 3.07 mW 30 MHz-BW 73.2 dB-SNDR Time-Interleaved Noise-Shaping SAR ADC With Self-Coupling Second-Order Error-Feedforward
    Zhao, Shulin
    Guo, Mingqiang
    Qi, Liang
    Xu, Dengke
    Wang, Guoxing
    Martins, Rui P.
    Sin, Sai-Weng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (10) : 2722 - 2732
  • [44] A 2.5-MHz BW, 75-dB SNDR Noise-Shaping SAR ADC With a 1st-Order Hybrid EF-CIFF Structure Assisted by Unity-Gain Buffer
    Zhang, Hanrui
    Wang, Xiaofei
    Li, Nannan
    Jiao, Zihao
    Chen, Liang
    Mu, Di
    Zhang, Jie
    Zhang, Hong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (12) : 1928 - 1932
  • [45] A 100MHz-BW 68dB-SNDR Tuning-Free Hybrid-Loop DSM with an Interleaved Bandpass Noise-Shaping SAR Quantizer
    Jie, Lu
    Chen, Hsiang-Wen
    Zheng, Boyi
    Flynn, Michael P.
    2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 168 - +
  • [46] A 79.2-μW 19.5-kHz-BW 94.8-dB-SNDR Fully Dynamic DT ΔΣ ADC Using CLS-Assisted FIA With Sampling Noise Cancellation
    Matsuoka, Akira
    Kumano, Yo
    Nezuka, Tomohiro
    Furuta, Yoshikazu
    Iizuka, Tetsuya
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (08) : 2759 - 2763
  • [47] A 511-μW 89-dB-SNDR Asynchronous SAR-ISDM ADC With Noise Shaping Dynamic Amplifier and Time-Domain Noise-Slicing Technique
    Chang, Hao-Hsuan
    Chen, Ci-Ren
    Lee, Tai-Cheng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (07) : 2199 - 2208
  • [48] A 60-MS/s 5-MHz BW Noise-Shaping SAR ADC With Integrated Input Buffer Achieving 84.2-dB SNDR and 97.3-dB SFDR Using Dynamic Level-Shifting and ISI-Error Correction
    Guo, Yuekang
    Jin, Jing
    Liu, Xiaoming
    Zhou, Jianjun
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (02) : 474 - 485
  • [49] An Oversampling SAR ADC with DAC Mismatch Error Shaping Achieving 105dB SFDR and 101dB SNDR over 1kHz BW in 55nm CMOS
    Shu, Yun-Shiang
    Kuo, Liang-Ting
    Lo, Tien-Yu
    2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 458 - U644
  • [50] A 12 MHz BW, 80 dB SNDR, 83 dB DR, 4 th order CT-ΔΣ modulator with 2nd order noise-shaping and pipelined SAR-VCO based quantizer
    Dey, Siladitya
    Mayaram, Kartikeya
    Fiez, Terri
    2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
12345