An 80dB-SNDR 98dB-SFDR Noise-Shaping SAR ADC with Duty-Cycled Amplifier and Digital-Predicted Mismatch Error Shaping

被引：5

作者：

Li, Hanyue ^{[1
]}

Shen, Yuting ^{[1
]}

Xin, Haoming ^{[1
]}

Cantatore, Eugenio ^{[1
]}

Harpe, Pieter ^{[1
]}

机构：

[1] Eindhoven Univ Technol, Integrated Circuits Grp, Eindhoven, Netherlands

来源：

ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC) | 2021年

基金：

荷兰研究理事会;

关键词：

Keywords-noise-shaping SAR ADC; mismatch error shaping; duty-cycled amplifier; high linearity;

D O I：

10.1109/ESSCIRC53450.2021.9567748

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a low-power and high-linearity noise-shaping SAR ADC that employs a duty-cycled amplifier and a mismatch error shaping technique. The power-efficient duty-cycled amplifier with 18s gain and two passive integrators provide 2nd-order noise shaping to improve in-band noise attenuation. Mismatch error shaping with a two-level digital prediction scheme is used to 1st-order shape the capacitive DAC mismatch errors without sacrificing the input signal range. The proposed ADC is fabricated in 65 nm CMOS technology and achieves 80 dB peak SNDR and 98 dB peak SFDR in a 31.25 kHz bandwidth, leading to a Schreier FoM of 176.3 dB.

引用

页码：387 / 390

页数：4

共 50 条

[1] A 7.3-μW 13-ENOB 98-dB SFDR Noise-Shaping SAR ADC With Duty-Cycled Amplifier and Mismatch Error Shaping
Li, Hanyue
Shen, Yuting
Xin, Haoming
Cantatore, Eugenio
Harpe, Pieter
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (07) : 2078 - 2089
[2] A kT/C-Noise-Cancelled Noise-Shaping SAR ADC with a Duty-Cycled Amplifier
Li, Shaolan
2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 758 - 761
[3] A 91 dB SNDR Calibration-Free Fully-Passive Noise-Shaping SAR ADC with Mismatch Error Shaping
Lui, Yu
Shen, Hongwei
Zhang, Qingsong
Jiang, Pengfei
Sun, Tianyue
Liao, Yuxin
Li, Mengjiao
Min, Hao
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[4] A 77.3-dB SNDR 62.5-kHz Bandwidth Continuous-Time Noise-Shaping SAR ADC With Duty-Cycled Gm-C Integrator
Li, Hanyue
Shen, Yuting
Cantatore, Eugenio
Harpe, Pieter
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (04) : 939 - 948
[5] Noise-Shaping SAR ADC Using a Two-Capacitor Digitally Calibrated DAC With 82.6-dB SNDR and 90.9-dB SFDR
Shi, Lukang
Thiagarajan, Eashwar
Singh, Rajiv
Hancioglu, Erhan
Moon, Un-Ku
Temes, Gabor C.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (10) : 4001 - 4012
[6] A 68 dB SNDR Compiled Noise-Shaping SAR ADC With On-Chip CDAC Calibration
Garvik, Harald
Wulff, Carsten
Ytterdal, Trond
2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2019, : 193 - 194
[7] A 98.6 dB SNDR SAR ADC With a Mismatch Error Shaping Technique Implemented With Double Sampling
Yang, Chuanshi
Qiu, Lei
Tang, Kai
Zheng, Yuanjin
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (03) : 774 - 778
[8] A 98.1-dB SNDR 188-dB FoMs Noise-Shaping SAR ADC Using Series Connection Capacitors
Jing, Xixin
Lan, Zhechong
Zhang, Bing
Dong, Li
Xin, Youze
Guo, Zhuoqi
Xue, Zhongming
Geng, Li
2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 10 - 13
[9] An Oversampling SAR ADC With DAC Mismatch Error Shaping Achieving 105 dB SFDR and 101 dB SNDR Over 1 kHz BW in 55 nm CMOS
Shu, Yun-Shiang
Kuo, Liang-Ting
Lo, Tien-Yu
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (12) : 2928 - 2940
[10] Noise-Shaping SAR ADC Using a Two-Capacitor Digitally Calibrated DAC with 85.1 dB DR and 91 dB SFDR
Shi, Lukang
Thaigarajan, Eashwar
Singh, Rajiv
Hancioglu, Erhan
Moon, Un-Ku
Temes, Gabor
2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 353 - 356

← 1 2 3 4 5 →