40Gbit/s, fully-integrated 1:2 demultiplexer IC using InAlAs/InGaAs/InP HEMTs

被引：3
|
作者：
Otsuji, T
Yoneyama, M
Imai, Y
Enoki, T
Umeda, Y
机构：
[1] NIPPON TELEGRAPH & TEL PUBL CORP, OPT NETWORK SYST LABS, YOKOSUKA, KANAGAWA 14301, JAPAN
[2] NIPPON TELEGRAPH & TEL PUBL CORP, ELECT TECHNOL CORP, ATSUGI, KANAGAWA 24301, JAPAN
来源：
ELECTRONICS LETTERS | 1997年 / 33卷 / 16期
关键词：
demultiplexing equipment; optical communication equipment;
D O I：
10.1049/el:19970942
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 40Gbit/s, fully-integrated 1:2 demultiplexer IC using InAlAs/InGaAs/InP HEMTs is reported. The IC integrates the full Functionality for 40Gbit/s data and 40GHz regenerated clock inputs, including output bit alignment.
引用
收藏
页码：1409 / 1410
页数：2
相关论文
共 50 条
  • [1] 46Gbit/s multiplexer and 40Gbit/s demultiplexer IC modules using InAlAs/InGaAs/InP HEMTs
    Otsuji, T
    Yoneyama, M
    Imai, Y
    Yamaguchi, S
    Enoki, T
    Umeda, Y
    Sano, E
    [J]. ELECTRONICS LETTERS, 1996, 32 (07) : 685 - 686
  • [2] 40Gbit/s fully monolithic clock recovery IC using InAlAs/InGaAs/InP HEMTs
    Murata, K
    Yamane, Y
    [J]. ELECTRONICS LETTERS, 2000, 36 (19) : 1617 - 1618
  • [3] 50-Gbit/s demultiplexer IC module using InAlAs/InGaAs/InP HEMTs
    Sano, K
    Murata, K
    Yamane, Y
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (11) : 1786 - 1788
  • [4] 64Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMTs
    Otsuji, T
    Yoneyama, M
    Imai, Y
    Enoki, T
    Umeda, Y
    [J]. ELECTRONICS LETTERS, 1997, 33 (17) : 1488 - 1489
  • [5] 80Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMTs
    Otsuji, T
    Murata, K
    Enoki, T
    Umeda, Y
    [J]. ELECTRONICS LETTERS, 1998, 34 (01) : 113 - 114
  • [6] An 80-Gbit/s multiplexer IC using InAlAs/InGaAs/InP HEMTs
    Otsuji, T
    Murata, K
    Enoki, T
    Umeda, Y
    [J]. GAAS IC SYMPOSIUM - 19TH ANNUAL, TECHNICAL DIGEST 1997, 1997, : 183 - 186
  • [7] 45Gbit/s decision IC module using InAlAs/InGaAs/InP HEMTs
    Murata, K
    Otsuji, T
    Yamane, Y
    [J]. ELECTRONICS LETTERS, 1999, 35 (16) : 1379 - 1380
  • [8] 40Gbit/s 1:4 demultiplexer IC using InP-based heterojunction bipolar transistors
    Sano, E
    Nakajima, H
    Watanabe, N
    Yamahata, S
    Ishii, Y
    [J]. ELECTRONICS LETTERS, 1999, 35 (24) : 2116 - 2117
  • [9] 40Gbit/s optical repeater circuit using InAlAs/InGaAs HEMT digital IC modules
    Yoneyama, M
    Sano, A
    Kataoka, T
    Hirano, A
    Otsuji, T
    Sato, K
    Miyazawa, H
    Hagimoto, K
    [J]. ELECTRONICS LETTERS, 1997, 33 (23) : 1977 - 1978
  • [10] 70-Gbit/s multiplexer and 50-Gbit/s decision IC modules using InAlAs/InGaAs/InP HEMTs
    Murata, Koichi
    Otsuji, Taiichi
    Sano, Eiichi
    Kimura, Shunji
    Yamane, Yasuro
    [J]. 2000, IEICE of Japan, Tokyo, Japan (E83-C)
12345