40Gbit/s, fully-integrated 1:2 demultiplexer IC using InAlAs/InGaAs/InP HEMTs

被引：3
|
作者：
Otsuji, T
Yoneyama, M
Imai, Y
Enoki, T
Umeda, Y
机构：
[1] NIPPON TELEGRAPH & TEL PUBL CORP, OPT NETWORK SYST LABS, YOKOSUKA, KANAGAWA 14301, JAPAN
[2] NIPPON TELEGRAPH & TEL PUBL CORP, ELECT TECHNOL CORP, ATSUGI, KANAGAWA 24301, JAPAN
来源：
ELECTRONICS LETTERS | 1997年 / 33卷 / 16期
关键词：
demultiplexing equipment; optical communication equipment;
D O I：
10.1049/el:19970942
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 40Gbit/s, fully-integrated 1:2 demultiplexer IC using InAlAs/InGaAs/InP HEMTs is reported. The IC integrates the full Functionality for 40Gbit/s data and 40GHz regenerated clock inputs, including output bit alignment.
引用
收藏
页码：1409 / 1410
页数：2
相关论文
共 50 条
  • [31] Simple realization of a monolithic integrated photoreceiver for 10Gbit/s using an InP/InGaAs heterostructure
    Horstmann, M
    Hollfelder, M
    Schimpf, K
    Lehmann, R
    Marso, M
    Kordos, P
    [J]. 1996 EIGHTH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS, 1996, : 215 - 218
  • [32] 20Gbit/s regenerative receiver IC using InP/InGaAs double-heterostructure bipolar transistors
    Sano, E
    Kurishima, K
    Yamahata, S
    [J]. ELECTRONICS LETTERS, 1997, 33 (02) : 159 - 160
  • [33] High-responsivity 40 Gbit/s InGaAs/InP PIN photodetectors integrated on silicon-on-insulator waveguide circuits
    尹冬冬
    何婷婷
    韩勤
    吕倩倩
    张冶金
    杨晓红
    [J]. Journal of Semiconductors, 2016, 37 (11) : 58 - 63
  • [34] High-responsivity 40 Gbit/s InGaAs/InP PIN photodetectors integrated on silicon-on-insulator waveguide circuits
    Yin Dongdong
    He Tingting
    Han Qin
    Lu Qianqian
    Zhang Yejin
    Yang Xiaohong
    [J]. JOURNAL OF SEMICONDUCTORS, 2016, 37 (11)
  • [35] Dry gate recessed InGaAs/InAlAs/InP HEMTs using CH4/H2 inductively coupled plasma
    Yoon, YS
    Lee, JH
    Lee, KH
    [J]. JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2001, 39 : S275 - S278
  • [36] S-band low noise amplifier using 1μm InGaAs/InAlAs/InP pHEMT
    Z.Hamaizia
    N.Sengouga
    M.C.E.Yagoub
    M.Missous
    [J]. Journal of Semiconductors, 2012, 33 (02) : 58 - 63
  • [37] World's first prototype of a 40-Gbit/s optical transmitter and receiver using fully monolithic IC
    Anon
    [J]. Hitachi Review, 2002, (SPEC):
  • [38] Over 80 Gbit/s 2:1 multiplexer and low power selector ICs using InP/InGaAs DHBTs
    Makon, RE
    Lang, A
    Driad, R
    Schneider, K
    Ludwig, A
    Aidam, R
    Quay, R
    Schlechtweg, M
    Weimann, G
    [J]. ELECTRONICS LETTERS, 2005, 41 (11) : 644 - 646
  • [39] High-Bitrate-Measurement-System-Oriented Lower-Jitter 113-Gbit/s 2:1 Multiplexer and 1:2 Demultiplexer Modules Using 1-μm InP/InGaAs/InP Double Heterojunction Bipolar Transistors
    Arayashiki, Yutaka
    Kamizono, Takashi
    Ohkubo, Yukio
    Matsumoto, Taisuke
    Amano, Yoshiaki
    Matsuoka, Yutaka
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (06): : 912 - 919
  • [40] 40 Gb/s 4:1 multiplexer and 1:4 demultiplexer IC module using SiGeHBTs
    Masuda, T
    Ohhata, K
    Shiramizu, N
    Ohue, E
    Oda, K
    Hayami, R
    Shimamoto, H
    Kondo, M
    Harada, T
    Washio, K
    [J]. 2001 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2001, : 1697 - 1700
12345