Hardware Deblocking Filter and Impact

被引：0
|
作者：
Lian, Hao [1 ]
Ghanbari, Mohammed [1 ]
机构：
[1] Univ Essex, Dept Comp & Elect Syst, Colchester CO4 3SQ, Essex, England
来源：
ADVANCED INTELLIGENT COMPUTING THEORIES AND APPLICATIONS, PROCEEDINGS: WITH ASPECTS OF CONTEMPORARY INTELLIGENT COMPUTING TECHNIQUES | 2008年 / 15卷
关键词：
Copyright; Hardware; Debclokging; watermarking;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Due to the use of the digital video, video block error including watermarking error in the digital video may cause serious error propagation and quality degradation. A deblocking technique is applied for digital watermarking by graphics process. In the study the processes of constructing and reconstructing a digital video frame are described on the basis of the theory of video coding. The conditions for deblocking the digital video frames are investigated in detail. The validity of the present method is verified by experimental data and the simulation result shows with GPU deblocking support us to improve the video quality effectively. In this paper we will introduce a new deblocking filter which based on hardware GPU which applied in our watermarking system.
引用
收藏
页码：161 / 168
页数：8
相关论文
共 50 条
  • [1] Hardware Accelerator for Dual Standard Deblocking Filter
    Saravanan, P.
    Priyadarshini, B. Syndia
    Kanna, P. Vignesh
    Vaishnavi, P.
    2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 210 - 215
  • [2] Analysis of hardware implementations of deblocking filter for video codecs
    Rajabai, C. Prayline
    Sivanantham, S.
    INTERNATIONAL JOURNAL OF MATERIALS & PRODUCT TECHNOLOGY, 2020, 60 (2-4): : 214 - 235
  • [3] A Hardware-Efficient Deblocking Filter Design for HEVC
    Fang, Chih-Chung
    Chen, I-Wen
    Chang, Tian-Sheuan
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1786 - 1789
  • [4] A Combined Deblocking Filter and SAO Hardware Architecture for HEVC
    Shen, Weiwei
    Fan, Yibo
    Bai, Yufeng
    Huang, Leilei
    Shang, Qing
    Liu, Cong
    Zeng, Xiaoyang
    IEEE TRANSACTIONS ON MULTIMEDIA, 2016, 18 (06) : 1022 - 1033
  • [5] An efficient hardware implementation for deblocking filter of AVS decoder
    Huang You-wen
    2011 2ND INTERNATIONAL CONFERENCE ON CHALLENGES IN ENVIRONMENTAL SCIENCE AND COMPUTER ENGINEERING (CESCE 2011), VOL 11, PT A, 2011, 11 : 505 - 510
  • [6] A high throughput hardware architecture for deblocking filter in HEVC
    Kopperundevi, P.
    Prakash, Matcha Surya
    Ahamed, Shaik Rafi
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2022, 100
  • [7] A Hardware-Efficient Parallel Architecture for HEVC Deblocking Filter
    Ayadi, Lella Aicha
    Boubakri, Wided
    Loukil, Hassen
    Masmoudi, Nouri
    2019 16TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2019, : 669 - 673
  • [8] A Cost-efficient Hardware Architecture of Deblocking Filter in HEVC
    Ye, Xin
    Ding, Dandan
    Yu, Lu
    2014 IEEE VISUAL COMMUNICATIONS AND IMAGE PROCESSING CONFERENCE, 2014, : 209 - 212
  • [9] An hardware efficient deblocking filter for H.264/AVC
    Cheng, CC
    Chang, TS
    ICCE: 2005 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2005, : 235 - 236
  • [10] A directional and scalable streaming deblocking filter hardware architecture for HEVC decoder
    Baldev, Swamy
    Rathore, Pradeep Kumar
    Peesapati, Rangababu
    Anumandla, Kiran Kumar
    MICROPROCESSORS AND MICROSYSTEMS, 2021, 84
12345