Hardware Architecture for Advanced Image Processing

被引:0
|
作者
Grabowski, Kamil [1 ]
Napieralski, Andrzej [1 ]
机构
[1] Tech Univ Lodz, Dept Microelect & Comp Sci, PL-90924 Lodz, Poland
关键词
image analysis; multicore processing; biometrics; iris recognition; biomedical image processing; IRIS RECOGNITION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The computation speed offered by nowadays embedded systems allows combining advanced signal processing and data acquisition in dedicated architectures optimized for given applications. Such architectures can be used for 2D/3D signal analysis and reconstruction in such broad areas as: medical signal processing - tomography object reconstruction (USG, PET, CT, OCT, etc.), biomedical image analysis - automated object segmentation and diagnostic support, biometry - pattern recognition, etc. The technological advances in the scale of integration of integrated circuits as well as image acquisition and processing systems have played a major part in this trend. In particular, for medical image analysis common problems are content segmentation, analysis of selected objects, pattern estimation and storage. In the paper general architecture for advanced image processing is presented which can be adapted to specific needs, depending on intended use. This article describes a system for analysis of biometric data developed as part of the work conducted by the authors on the complete biometric identification system. Thus, the article focuses mostly on the biometrical iris identification system (1:N), chosen as an example well suited to the validation of the developed system. Several issues concerning efficient data processing using Field Programmable Arrays and Digital Signal Processors are presented on the basis of the described architecture. Algorithms computed on a desktop computer were adapted to this specialized, hardware-oriented architecture composed of Digital Signal Processors (DSPs) and Field Programmable Gate Arrays (FPGA). Obtained results are presented and the developed system is compared with some commercially-available solutions for iris recognition.
引用
收藏
页码:3626 / 3633
页数:8
相关论文
共 50 条
  • [41] On Hardware Implementation of DCT/IDCT for Image Processing
    Elhamzi, W.
    Saidani, T.
    Atri, M.
    Tourki, R.
    SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 316 - 319
  • [42] Design and Simulation of Evolvable Hardware for Image Processing
    PrasadaKumari, K. S.
    Kumar, Sampath V.
    2016 INTERNATIONAL CONFERENCE ON MICRO-ELECTRONICS AND TELECOMMUNICATION ENGINEERING (ICMETE), 2016, : 331 - 336
  • [43] Non-linear image processing in hardware
    Gasteratos, A
    Andreadis, I
    PATTERN RECOGNITION, 2000, 33 (06) : 1013 - 1021
  • [44] Reconfigurable Hardware Objects for Image Processing on FPGAs
    Kloub, Jan
    Honzik, Petr
    Danek, Martin
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 121 - 122
  • [45] Whale Algorithm for Image Processing, A Hardware Implementation
    Zakerhaghighi, Mohammad Reza
    Naji, Hamid Reza
    2013 8TH IRANIAN CONFERENCE ON MACHINE VISION & IMAGE PROCESSING (MVIP 2013), 2013, : 355 - 359
  • [46] Real time image processing with reconfigurable hardware
    Vega-Rodríguez, MA
    Sánchez-Pérez, JM
    Gómez-Pulido, JA
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 213 - 216
  • [47] Software and hardware architecture of advanced mobile robots for manufacturing
    Brady, M
    Hu, HS
    JOURNAL OF EXPERIMENTAL & THEORETICAL ARTIFICIAL INTELLIGENCE, 1997, 9 (2-3) : 257 - 276
  • [48] DBTIM: An Advanced Hardware Assisted Full Virtualization Architecture
    Chen, Wei
    Lu, Hongyi
    Shen, Li
    Wang, Zhiying
    Xiao, Nong
    EUC 2008: PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING, VOL 2, WORKSHOPS, 2008, : 399 - 404
  • [49] A parallel processing hardware architecture for Elliptic Curve Cryptosystems
    Sakiyama, Kazuo
    De Mulder, Elke
    Preneel, Bart
    Verbauwhede, Ingrid
    2006 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-13, 2006, : 3355 - 3358
  • [50] Novel instructions and their hardware architecture for video signal processing
    Kim, SD
    Lee, JH
    Yang, JM
    Sunwoo, MH
    Oh, SK
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3323 - 3326