Shop Floor Control Model for Wafer Fabrication and Flip Chip

被引:0
|
作者
Tu, Ying-Mei [1 ]
机构
[1] Chung Hua Univ, Dept Ind Management, Hsinchu, Taiwan
关键词
Wafer fabrication; Flip-chip package; Shop floor control; Dynamic buffer management; DBR scheduling; QUEUING NETWORK MODEL; JOB RELEASE CONTROL; SEMICONDUCTOR; TIME;
D O I
暂无
中图分类号
C93 [管理学];
学科分类号
12 ; 1201 ; 1202 ; 120202 ;
摘要
Semiconductor manufacturing is a capital and technology intensive high-tech industry with complex processes. As the technology evolution, to satisfy the high pin-count and performance requirements, flip-chip became the predominant technology for chip-to-next level interconnect. Due to yield concern, the tops foundries, such as TSMC & UMC, build their own package factories for flip-chip processes. However, the capacity of flip-chip factory is usually less than fabs' and becomes the bottleneck of all processes. It results in a large number of WIP, long cycle time and overdue orders and comes into being the disaster of foundry. In this study, a shop floor control model for wafer fabrication and flip-chip factory will be developed. It includes job release policy and lot priority adjustment rule of wafer fab. Due to the variability of package technique and demand, a shop floor control model will be developed to solve current production planning and control issues. A dynamic lot priority adjustment rule will be established to apply to fab. This rule will be based on the WIP level of flip chip to dynamically adjust the lot priority in wafer fabrication stage. Therefore, the dynamic buffer management will be applied to control WIPs of fab. In this work, the lower bound and upper bound of WIP in front of constraint machine will be set and to divide the WIP level into three zones, red, yellow and green zone. When WIP level falls into red zone (less than lower bound), lot priority in wafer fabrication stage should be set higher. On the contrary, if WIP level falls into green zone (more than upper bound), lot priority can be set lower. Furthermore, DBR scheduling concept will be applied to the wafer release plan for flip-chip factory. According to the pace of the constraint machine to release wafer, it can make sure to maximize the factory throughput and to keep the WIP lower. Hence, based on these two controls, the flow will be more smooth and efficient both on wafer fabrication and flip-chip factory.
引用
收藏
页码:109 / 115
页数:7
相关论文
共 50 条
  • [1] The integration of shop floor control in wafer fabrication
    Hsu, S. Y.
    Sha, D. Y.
    [J]. JOURNAL OF MANUFACTURING TECHNOLOGY MANAGEMENT, 2007, 18 (05) : 599 - 620
  • [2] OPTIMAL PARTITIONS FOR SHOP FLOOR CONTROL IN SEMICONDUCTOR WAFER FABRICATION
    JOHRI, PK
    [J]. EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 1992, 59 (02) : 294 - 297
  • [3] SHOP-FLOOR CONTROL FOR BATCH OPERATIONS WITH TIME CONSTRAINTS IN WAFER FABRICATION
    Tu, Ying-Mei
    Chen, Hsin-Nan
    Liu, Tsai-Feng
    [J]. INTERNATIONAL JOURNAL OF INDUSTRIAL ENGINEERING-THEORY APPLICATIONS AND PRACTICE, 2010, 17 (02): : 142 - 155
  • [4] Shop-floor control for batch operations with time constraints in wafer fabrication
    Department of Industrial Management, Chung Hua University, Taiwan No.707, Sec.2, WuFu Rd., HsinChu, 300, Taiwan
    不详
    [J]. Int J Ind Eng Theory Appl Pract, 2 (142-155):
  • [5] A simulated annealing algorithm for integration of shop floor control strategies in semiconductor wafer fabrication
    D. Y. Sha
    Chao-Yang Liu
    [J]. The International Journal of Advanced Manufacturing Technology, 2003, 22 : 75 - 88
  • [6] Shop floor control in wafer fabrication based on drum-buffer-rope theory
    Guo, Yong-Hui
    Qian, Xing-San
    [J]. Jisuanji Jicheng Zhizao Xitong/Computer Integrated Manufacturing Systems, CIMS, 2006, 12 (01): : 111 - 116
  • [7] A simulated annealing algorithm for integration of shop floor control strategies in semiconductor wafer fabrication
    Sha, DY
    Liu, CY
    [J]. INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2003, 22 (1-2): : 75 - 88
  • [8] A FRAMEWORK FOR EFFECTIVE SHOP FLOOR CONTROL IN WAFER FABS
    Zhou, Zhugen
    Rose, Oliver
    [J]. 2015 WINTER SIMULATION CONFERENCE (WSC), 2015, : 3001 - 3012
  • [9] Wafer level flip chip packaging
    Tong, QK
    Ma, B
    Savoca, A
    [J]. MICRO MATERIALS, PROCEEDINGS, 2000, : 244 - 244
  • [10] Chip-to-Chip and Chip-to-Wafer Thermocompression Flip Chip Bonding
    Clauberg, Horst
    Rezvani, Alireza
    Venkatesan, Vinod
    Frick, Guy
    Chylak, Bob
    Strothmann, Tom
    [J]. 2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 600 - 605