Shop Floor Control Model for Wafer Fabrication and Flip Chip

被引:0
|
作者
Tu, Ying-Mei [1 ]
机构
[1] Chung Hua Univ, Dept Ind Management, Hsinchu, Taiwan
关键词
Wafer fabrication; Flip-chip package; Shop floor control; Dynamic buffer management; DBR scheduling; QUEUING NETWORK MODEL; JOB RELEASE CONTROL; SEMICONDUCTOR; TIME;
D O I
暂无
中图分类号
C93 [管理学];
学科分类号
12 ; 1201 ; 1202 ; 120202 ;
摘要
Semiconductor manufacturing is a capital and technology intensive high-tech industry with complex processes. As the technology evolution, to satisfy the high pin-count and performance requirements, flip-chip became the predominant technology for chip-to-next level interconnect. Due to yield concern, the tops foundries, such as TSMC & UMC, build their own package factories for flip-chip processes. However, the capacity of flip-chip factory is usually less than fabs' and becomes the bottleneck of all processes. It results in a large number of WIP, long cycle time and overdue orders and comes into being the disaster of foundry. In this study, a shop floor control model for wafer fabrication and flip-chip factory will be developed. It includes job release policy and lot priority adjustment rule of wafer fab. Due to the variability of package technique and demand, a shop floor control model will be developed to solve current production planning and control issues. A dynamic lot priority adjustment rule will be established to apply to fab. This rule will be based on the WIP level of flip chip to dynamically adjust the lot priority in wafer fabrication stage. Therefore, the dynamic buffer management will be applied to control WIPs of fab. In this work, the lower bound and upper bound of WIP in front of constraint machine will be set and to divide the WIP level into three zones, red, yellow and green zone. When WIP level falls into red zone (less than lower bound), lot priority in wafer fabrication stage should be set higher. On the contrary, if WIP level falls into green zone (more than upper bound), lot priority can be set lower. Furthermore, DBR scheduling concept will be applied to the wafer release plan for flip-chip factory. According to the pace of the constraint machine to release wafer, it can make sure to maximize the factory throughput and to keep the WIP lower. Hence, based on these two controls, the flow will be more smooth and efficient both on wafer fabrication and flip-chip factory.
引用
收藏
页码:109 / 115
页数:7
相关论文
共 50 条
  • [41] VSFC - Virtual Shop Floor Control
    de Benito Martin, Juan Jose
    Sanz Angulo, Pedro
    [J]. SISTEMAS Y TECNOLOGIAS DE INFORMACION, 2010, : 133 - +
  • [42] Hierarchy in distributed shop floor control
    Bongaerts, L
    Monostori, L
    McFarlane, D
    Kádár, B
    [J]. COMPUTERS IN INDUSTRY, 2000, 43 (02) : 123 - 137
  • [43] Self organization shop floor control
    Halevi, G.
    Cunha, P. F.
    [J]. DIGITAL ENTERPRISE TECHNOLOGY: PERSPECTIVES AND FUTURE CHALLENGES, 2007, : 107 - +
  • [44] Using simulation for shop floor control
    Onut, Semih
    Gunay, Fuat Guney
    Demirel, Tufan
    Erdem, Halil Ibrahim
    [J]. Yugoslav Journal of Operations Research, 1994, 4 (02) : 195 - 203
  • [45] THE ENGINEER IMPACT ON SHOP FLOOR CONTROL
    RAFFISH, N
    [J]. MANUFACTURING ENGINEERING, 1982, 88 (02): : 59 - 61
  • [46] Integrating computerized shop floor control into the job shop environment
    Maplestone, Robert
    Beaumariage, Terrence
    [J]. International Journal of Flexible Automation and Integrated Manufacturing, 1998, 6 (03): : 293 - 310
  • [47] Flip-chip fabrication of advanced micromirror arrays
    Michalicek, MA
    Bright, VM
    [J]. SENSORS AND ACTUATORS A-PHYSICAL, 2002, 95 (2-3) : 152 - 167
  • [48] Recent advances on a wafer-level flip chip packaging process
    Tong, Q
    Ma, B
    Zhang, E
    Savoca, A
    Nguyen, L
    Quentin, C
    Luo, S
    Li, H
    Fan, L
    Wong, CP
    [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 101 - 106
  • [49] Flip-chip fabrication of advanced micromirror arrays
    Michalicek, MA
    Bright, VM
    [J]. 14TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2001, : 313 - 316
  • [50] Flip chip power MOSFET: A new wafer scale packaging technique
    Arzumanyan, A
    Sodhi, R
    Kinzer, D
    Schofield, H
    Sammon, T
    [J]. ISPSD'01: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2001, : 251 - 254