Shop Floor Control Model for Wafer Fabrication and Flip Chip

被引:0
|
作者
Tu, Ying-Mei [1 ]
机构
[1] Chung Hua Univ, Dept Ind Management, Hsinchu, Taiwan
关键词
Wafer fabrication; Flip-chip package; Shop floor control; Dynamic buffer management; DBR scheduling; QUEUING NETWORK MODEL; JOB RELEASE CONTROL; SEMICONDUCTOR; TIME;
D O I
暂无
中图分类号
C93 [管理学];
学科分类号
12 ; 1201 ; 1202 ; 120202 ;
摘要
Semiconductor manufacturing is a capital and technology intensive high-tech industry with complex processes. As the technology evolution, to satisfy the high pin-count and performance requirements, flip-chip became the predominant technology for chip-to-next level interconnect. Due to yield concern, the tops foundries, such as TSMC & UMC, build their own package factories for flip-chip processes. However, the capacity of flip-chip factory is usually less than fabs' and becomes the bottleneck of all processes. It results in a large number of WIP, long cycle time and overdue orders and comes into being the disaster of foundry. In this study, a shop floor control model for wafer fabrication and flip-chip factory will be developed. It includes job release policy and lot priority adjustment rule of wafer fab. Due to the variability of package technique and demand, a shop floor control model will be developed to solve current production planning and control issues. A dynamic lot priority adjustment rule will be established to apply to fab. This rule will be based on the WIP level of flip chip to dynamically adjust the lot priority in wafer fabrication stage. Therefore, the dynamic buffer management will be applied to control WIPs of fab. In this work, the lower bound and upper bound of WIP in front of constraint machine will be set and to divide the WIP level into three zones, red, yellow and green zone. When WIP level falls into red zone (less than lower bound), lot priority in wafer fabrication stage should be set higher. On the contrary, if WIP level falls into green zone (more than upper bound), lot priority can be set lower. Furthermore, DBR scheduling concept will be applied to the wafer release plan for flip-chip factory. According to the pace of the constraint machine to release wafer, it can make sure to maximize the factory throughput and to keep the WIP lower. Hence, based on these two controls, the flow will be more smooth and efficient both on wafer fabrication and flip-chip factory.
引用
下载
收藏
页码:109 / 115
页数:7
相关论文
共 50 条
  • [11] Flip chip assembly with wafer level NCF
    Kobayashi, Yuta
    Nonaka, Toshihisa
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 122 - 125
  • [12] Wafer applied underfills for flip chip assembly
    Johnson, W
    Wang, Q
    Ding, F
    Zhao, RZ
    Crane, L
    Konarski, M
    Yaeger, E
    Torres, A
    Tishkoff, R
    Krug, P
    Bauman, S
    Chason, M
    Danvir, J
    Yala, N
    Qi, J
    2002 INTERNATIONAL CONFERENCE ON ADVANCED PACKAGING AND SYSTEMS, PROCEEDINGS, 2002, 4828 : 187 - 197
  • [13] Shop floor control engineering: A model based approach
    Ferreira, JJP
    MANAGEMENT AND CONTROL OF PRODUCTION AND LOGISTICS, VOL 1 AND 2, 1998, : 405 - 410
  • [14] IMPROVING SHOP FLOOR CONTROL - AN ENTROPY MODEL APPROACH
    KARP, A
    RONEN, B
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 1992, 30 (04) : 923 - 938
  • [15] A short history of flip chip and wafer level packaging
    Elenius, P., 1600, IMAPS-International Microelectronics and Packaging Society (40):
  • [16] Shop-floor control
    不详
    MACHINE DESIGN, 1997, 69 (05) : 244 - 244
  • [17] Control systems for the shop floor
    Spada, S.
    Manufacturing Engineering, 2001, 127 (03): : 112 - 113
  • [18] RFID: Freescale tracks wafer locations through shop floor
    不详
    CONTROL ENGINEERING, 2007, 54 (06) : 27 - 27
  • [19] Flip chip wafer level packaging of a flexible chip scale package (CSP)
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 555 - 562
  • [20] Wafer level packaging of a tape flip-chip chip scale packages
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    MICROELECTRONICS RELIABILITY, 2001, 41 (05) : 705 - 713