Study of latch-up immunization in bulk CMOS integrated circuits exposed to transient ionizing radiation

被引：10

作者：

Li RuiBin ^{[1
]}

Chen Wei ^{[1
]}

Lin DongSheng ^{[1
]}

Yang ShanChao ^{[1
]}

Bai XiaoYan ^{[1
]}

Wang GuiZhen ^{[1
]}

Liu Yan ^{[1
]}

Qi Chao ^{[1
]}

Ma Qiang ^{[1
]}

机构：

[1] NW Inst Nucl Technol, Xian 710024, Peoples R China

来源：

SCIENCE CHINA-TECHNOLOGICAL SCIENCES | 2012年 / 55卷 / 11期

关键词：

transient radiation; latch up; dose rate; bulk CMOS device; DEVICES; PREVENTION;

D O I：

10.1007/s11431-012-4895-5

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This paper presents experimental results of transient gamma irradiation effects on two kinds of circuits. One is a two-stage circuit consisting of a bipolar power device L7805CV and a bulk complementary metal-oxide-semiconductor (CMOS) device IDT6116, the other is a two-stage circuit consisting of a bipolar power device L7805CV and the equivalent circuit of the parasitic P-N-P-N structure in bulk CMOS devices. The results show that the L7805CV's output interruption after transient irradiation can prevent latch-up from occurring on the second stage circuit. The demanded minimum interruption duration to avoid latch-up varies with dose rate, and this is confirmed by the experimental results.

引用

页码：3242 / 3247

页数：6

共 50 条

[41] Use of external resistor to prevent radiation induced latch-up in commercial CMOS IC's
Skorobogatov, PK
Nikiforov, AY
Demidov, AA
PROCEEDINGS OF THE SIXTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 2000, 2000 (10): : 496 - 498
[42] TRANSIENT RESPONSE OF MOS TRANSISTORS AND INTEGRATED CIRCUITS TO IONIZING RADIATION
LONG, DM
FLESCHER, HL
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1966, NS13 (06) : 295 - &
[43] AN INTEGRATED APPROACH TO LATCH-UP PREVENTION IN CMOS AND ITS APPLICATION TO PHILIPS 1-M SRAM
GOOSSENS, RJG
VANDERWIELEN, JHA
PHILIPS JOURNAL OF RESEARCH, 1989, 44 (2-3) : 241 - 255
[44] THERMIC: a Hardened Temperature Controller for Regenerating CMOS Circuits Exposed to Ionizing Radiation
Armani, J. M.
Acuna, A. Urena
Dollfus, P.
Slimani, M.
2018 18TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2018, : 158 - 162
[45] Contrast of latch-up induced by pulsed gamma rays in CMOS circuits after neutron irradiation and TID accumulation
Li, Ruibin
He, Chaohui
Chen, Wei
Liu, Yan
Li, Junlin
Guo, Xiaoqiang
Yang, Shanchao
MICROELECTRONICS RELIABILITY, 2019, 98 : 42 - 48
[46] Theoretical modeling of effect of pulse width on microwave pulse triggered internal transient latch-up in CMOS inverters
Chen, Jie
Du, Zhengwei
Qiangjiguang Yu Lizishu/High Power Laser and Particle Beams, 2013, 25 (05): : 1200 - 1204
[47] TOTAL DOSE RADIATION-HARDENED LATCH-UP FREE CMOS STRUCTURES FOR RADIATION-TOLERANT VLSI DESIGNS
HATANO, H
TAKATSUKA, S
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1986, 33 (06) : 1505 - 1509
[48] Double Snapback Phenomena in Transient Power-rail ESD Clamp Circuits for Latch-up Free Concerns
Lu, Guangyi
Wang, Yuan
Zhang, Xing
PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 320 - 323
[49] Impact of on- and off-chip protection on the transient-induced latch-up sensitivity of CMOS IC
Scholz, Mirko
Chen, Shih-Hung
Hellings, Geert
Linten, Dimitri
MICROELECTRONICS RELIABILITY, 2016, 57 : 53 - 58
[50] COSMIC-RAY SIMULATION EXPERIMENTS FOR THE STUDY OF SINGLE EVENT UPSETS AND LATCH-UP IN CMOS MEMORIES
STEPHEN, JH
SANDERSON, TK
MAPPER, D
FARREN, J
HARBOESORENSEN, R
ADAMS, L
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1983, 30 (06) : 4464 - 4469

← 1 2 3 4 5 →