TOTAL DOSE RADIATION-HARDENED LATCH-UP FREE CMOS STRUCTURES FOR RADIATION-TOLERANT VLSI DESIGNS

被引：14
|
作者：
HATANO, H [1 ]
TAKATSUKA, S [1 ]
机构：
[1] TOSHIBA MICROCOMP ENGN CORP,KAWASAKI 210,JAPAN
来源：
IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 1986年 / 33卷 / 06期
关键词：
D O I：
10.1109/TNS.1986.4334631
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1505 / 1509
页数：5
相关论文
共 48 条
  • [1] Overcoming Design Challenges for a Radiation-Tolerant, Radiation-Hardened Fast Ethernet Interface
    Arrigo, Jeanette
    Innocenti, Gino
    Carpenter, Bryce
    Esper, Jaime
    2013 IEEE AEROSPACE CONFERENCE, 2013,
  • [2] CHARACTERIZATION OF LATCH-UP FREE CMOS STRUCTURES
    SAKAI, Y
    TADAKI, Y
    KAWAMOTO, Y
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (8B) : C445 - C445
  • [3] Total dose and displacement damage effects in a radiation-hardened CMOS APS
    Bogaerts, J
    Dierickx, B
    Meynants, G
    Uwaerts, D
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (01) : 84 - 90
  • [4] A study of CMOS device latch-up model with transient radiation
    Jeong, Sang-Hun
    Lee, Nam-Ho
    Lee, Min-Su
    Cho, Seong-Ik
    Transactions of the Korean Institute of Electrical Engineers, 2012, 61 (03): : 422 - 426
  • [5] RADIATION-INDUCED LATCH-UP MODELING OF CMOS ICS
    HOSPELHORN, RL
    SHAFER, BD
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1987, 34 (06) : 1396 - 1401
  • [6] TID-Tolerant Inverter Designs for Radiation-Hardened Digital Systems
    Kim, Sunghoon
    Lee, Juyun
    Kwon, Inyong
    Jeon, Dongsuk
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2020, 954 (954):
  • [7] LATCH-UP FREE VLSI CMOS CIRCUITS CONSIDERING POWER-ON TRANSIENTS
    RECZEK, W
    WINNERL, J
    PRIBYL, W
    JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 49 - 52
  • [8] RADIATION INDUCED LATCH-UP MODELING OF CMOS IC'S.
    Hospelhorn, R.L.
    Shafer, B.D.
    IEEE Transactions on Nuclear Science, 1987, NS-34 (06)
  • [9] RADIATION-TOLERANT HIGH-PERFORMANCE CMOS VLSI CIRCUIT-DESIGN
    HATANO, H
    DOI, K
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1985, 32 (06) : 4031 - 4035
  • [10] RADIATION-TOLERANT HIGH-PERFORMANCE CMOS VLSI CIRCUIT DESIGN.
    Hatano, Hiroshi
    Doi, Katsuyuki
    1600, (NS-32):
12345