Study of latch-up immunization in bulk CMOS integrated circuits exposed to transient ionizing radiation

被引：10

作者：

Li RuiBin ^{[1
]}

Chen Wei ^{[1
]}

Lin DongSheng ^{[1
]}

Yang ShanChao ^{[1
]}

Bai XiaoYan ^{[1
]}

Wang GuiZhen ^{[1
]}

Liu Yan ^{[1
]}

Qi Chao ^{[1
]}

Ma Qiang ^{[1
]}

机构：

[1] NW Inst Nucl Technol, Xian 710024, Peoples R China

来源：

SCIENCE CHINA-TECHNOLOGICAL SCIENCES | 2012年 / 55卷 / 11期

关键词：

transient radiation; latch up; dose rate; bulk CMOS device; DEVICES; PREVENTION;

D O I：

10.1007/s11431-012-4895-5

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This paper presents experimental results of transient gamma irradiation effects on two kinds of circuits. One is a two-stage circuit consisting of a bipolar power device L7805CV and a bulk complementary metal-oxide-semiconductor (CMOS) device IDT6116, the other is a two-stage circuit consisting of a bipolar power device L7805CV and the equivalent circuit of the parasitic P-N-P-N structure in bulk CMOS devices. The results show that the L7805CV's output interruption after transient irradiation can prevent latch-up from occurring on the second stage circuit. The demanded minimum interruption duration to avoid latch-up varies with dose rate, and this is confirmed by the experimental results.

引用

页码：3242 / 3247

页数：6

共 50 条

[31] LATCH-UP FREE VLSI CMOS CIRCUITS CONSIDERING POWER-ON TRANSIENTS
RECZEK, W
WINNERL, J
PRIBYL, W
JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 49 - 52
[32] IIIB-5 CURRENT CHARACTERIZATION OF SCR LATCH-UP IN CMOS CIRCUITS
DISHAW, JP
KOKKONEN, K
MATTHEWS, A
HENNING, A
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) : 1582 - 1583
[33] Analysis of d.c. and a.c. anomalous latch-up effects in commercial CMOS integrated circuits
Zanoni, Enrico
Pavan, Paolo
Spiazzi, Giorgio
Bonati, Bruno
Canali, Claudio
Microelectronics Reliability, 1991, 31 (2-3) : 249 - 254
[34] Contribution to the study of Latch-up phenomenon resulting in integrated circuits loaded in a spatial radiative environment
Merabtine, Nadjim
Sadaoui, Djaouida
Benslama, Malek
ROMANIAN JOURNAL OF PHYSICS, 2007, 52 (1-2): : 119 - 129
[35] A SEM TECHNIQUE FOR EXPERIMENTALLY LOCATING LATCH-UP PATHS IN INTEGRATED-CIRCUITS
DRESSENDORFER, PV
ARMENDARIZ, MG
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1980, 27 (06) : 1688 - 1693
[36] Transient interferometric mapping of carrier plasma during external transient latch-up phenomena in latch-up test structures and I/O cells processed in CMOS technology
Heer, Michael
Domanski, Krzysztof
Esmark, Kai
Glaser, Ulrich
Pogany, Dionyz
Gornik, Erich
Stadler, Wolfgang
MICROELECTRONICS RELIABILITY, 2009, 49 (12) : 1455 - 1464
[37] SEM TECHNIQUE FOR EXPERIMENTAL LOCATING LATCH-UP PATHS IN INTEGRATED CIRCUITS.
Dressendorfer, P.V.
Armendariz, M.G.
IEEE Transactions on Nuclear Science, 1980, NS-27 (06) : 1688 - 1169
[38] NEUTRON-IRRADIATION FOR PREVENTION OF LATCH-UP IN MOS INTEGRATED-CIRCUITS
ADAMS, JR
SOKEL, RJ
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1979, 26 (06) : 5069 - 5073
[39] A Study of Latch-up Mechanisms for Adjacent Pins on Multiple Power Supply Circuits
Liang, Sanan
Guo, Annie
Ji, Jackie
Chen, Jason
Su, Jamie
Wang, Juley
Wu, Jeff
Lin, Johnson
PROCEEDINGS OF THE 2013 20TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2013), 2013, : 78 - 82
[40] Understanding and modeling of internal transient latch-up susceptibility in CMOS inverters due to microwave pulses
Chen, Jie
Du, Zhengwei
MICROELECTRONICS RELIABILITY, 2013, 53 (12) : 1891 - 1896

← 1 2 3 4 5 →