High Performance CMOS FDSOI Devices activated at Low Temperature

被引:0
|
作者
Pasini, L. [1 ,2 ,3 ]
Batude, P. [1 ]
Lacord, J. [1 ]
Casse, M. [1 ]
Mathieu, B. [1 ]
Sklenard, B. [1 ]
Luce, E. Piegas [1 ]
Micout, J. [1 ,3 ]
Payet, A. [1 ]
Mazen, F. [1 ]
Besson, P. [1 ]
Ghegin, E. [1 ,2 ]
Borrel, J. [1 ,2 ]
Daubriac, R. [4 ]
Hutin, L. [1 ]
Blachier, D. [1 ]
Barge, D. [2 ]
Chhun, S. [2 ]
Mazzocchi, V. [1 ]
Cros, A. [2 ]
Barnes, J-P. [1 ]
Saghi, Z. [1 ]
Delaye, V. [1 ]
Rambal, N. [1 ]
Lapras, V. [1 ]
Mazurier, J. [1 ]
Weber, O. [1 ]
Andrieu, F. [1 ]
Brunet, L. [1 ]
Fenouillet-Beranger, C. [1 ]
Rafhay, Q. [3 ]
Ghibaudo, G. [3 ]
Cristiano, F. [4 ]
Haond, M. [2 ]
Boeuf, F. [2 ]
Vinet, M. [1 ]
机构
[1] Minatec Grenoble, Leti, CEA, Grenoble, France
[2] STMicroelect Crolles, Crolles, France
[3] Minatec Grenoble INP, IMEP, LAHC, Grenoble, France
[4] CNRS, LAAS, Toulouse, France
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
3D sequential integration requires top FETs processed with a low thermal budget (500-600 degrees C). In this work, high performance low temperature FDSOI devices are obtained thanks to the adapted extension first architecture and the introduction of mobility boosters (pMOS: SiGe 27% channel / SiGe:B 35% RSD and nMOS: SiC:P RSD). This first demonstration of n and p extension first FDSOI devices shows that low temperature activated device can match the performance of a device with state-of-the-art high temperature process (above 1000 degrees C).
引用
收藏
页数:2
相关论文
共 50 条
  • [41] CMOS devices below 0.1μm:: How high will performance go?
    Taur, Y
    Nowak, EJ
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 215 - 218
  • [42] Threshold voltage in Ultra Thin FDSOI CMOS : Advanced triple interface model and experimental devices
    Mazellier, J. P.
    Andrieu, F.
    Faynot, O.
    Brevard, L.
    Buj, C.
    Cristoloveanu, S.
    Le Tiec, Y.
    Deleonibus, S.
    ULIS 2008: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON, 2008, : 31 - +
  • [43] Dual strained channel CMOS in FDSOI architecture: New insights on the device performance
    Le Royer, C.
    Casse, M.
    Cooper, D.
    Andrieu, F.
    Weber, O.
    Brevard, L.
    Perreau, P.
    Damlencourt, J. -F.
    Baudot, S.
    Previtali, B.
    Tabone, C.
    Allain, F.
    Scheiblin, P.
    Rauer, C.
    Figuet, C.
    Aulnette, C.
    Daval, N.
    Nguyen, B-Y.
    Bourdelle, K. K.
    Gyani, J.
    Valenza, M.
    SOLID-STATE ELECTRONICS, 2011, 65-66 : 9 - 15
  • [44] Low Frequency Noise Performance of State-of-the-art and Emerging CMOS Devices
    Claeys, C.
    Aoulaiche, M.
    Andrade, M. G. C.
    Rodrigues, M.
    Martino, J. A.
    Simoen, E.
    DIELECTRICS FOR NANOSYSTEMS 5: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING -AND-TUTORIALS IN NANOTECHNOLOGY: MORE THAN MOORE - BEYOND CMOS EMERGING MATERIALS AND DEVICES, 2012, 45 (03): : 567 - 580
  • [45] High performance and low temperature coal mine gas sensor activated by UV-irradiation
    Kimiagar, Salimeh
    Najafi, Vahid
    Witkowski, Bartlomiej
    Pietruszka, Rafal
    Godlewski, Marek
    SCIENTIFIC REPORTS, 2018, 8
  • [46] High performance and low temperature coal mine gas sensor activated by UV-irradiation
    Salimeh kimiagar
    Vahid Najafi
    Bartlomiej Witkowski
    Rafal Pietruszka
    Marek Godlewski
    Scientific Reports, 8
  • [47] PERFORMANCE OF BURIED NITRIDE CMOS DEVICES
    ZIMMER, G
    VOGT, H
    NEUBERT, E
    STAKS, P
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) : 1606 - 1607
  • [48] Random Telegraph Noise and Bias Temperature Instabilities statistical characterization of O-gate FDSOI devices at low voltages
    Pedreira, G.
    Martin-Martinez, J.
    Crespo-Yepes, A.
    Amat, E.
    Rodriguez, R.
    Nafria, M.
    SOLID-STATE ELECTRONICS, 2023, 209
  • [49] 20 nm FDSOI Process and Design Platforms for High Performance/Low power Systems on Chip
    Haond, M.
    IEEE INTERNATIONAL SOI CONFERENCE, 2012,
  • [50] Low temperature silicon oxinitride technology for compact CMOS compatible planar optical devices
    Bayat, Khadijeh
    Chaudhuri, Sujeet K.
    Safavi-Naeini, Saffiedin
    2007 THE JOINT INTERNATIONAL CONFERENCE ON OPTICAL INTERNET AND AUSTRALIAN CONFERENCE ON OPTICAL FIBRE TECHNOLOGY, 2007, : 169 - 171