High Performance CMOS FDSOI Devices activated at Low Temperature

被引：0

作者：

Pasini, L. ^{[1
,2
,3
]}

Batude, P. ^{[1
]}

Lacord, J. ^{[1
]}

Casse, M. ^{[1
]}

Mathieu, B. ^{[1
]}

Sklenard, B. ^{[1
]}

Luce, E. Piegas ^{[1
]}

Micout, J. ^{[1
,3
]}

Payet, A. ^{[1
]}

Mazen, F. ^{[1
]}

Besson, P. ^{[1
]}

Ghegin, E. ^{[1
,2
]}

Borrel, J. ^{[1
,2
]}

Daubriac, R. ^{[4
]}

Hutin, L. ^{[1
]}

Blachier, D. ^{[1
]}

Barge, D. ^{[2
]}

Chhun, S. ^{[2
]}

Mazzocchi, V. ^{[1
]}

Cros, A. ^{[2
]}

Barnes, J-P. ^{[1
]}

Saghi, Z. ^{[1
]}

Delaye, V. ^{[1
]}

Rambal, N. ^{[1
]}

Lapras, V. ^{[1
]}

Mazurier, J. ^{[1
]}

Weber, O. ^{[1
]}

Andrieu, F. ^{[1
]}

Brunet, L. ^{[1
]}

Fenouillet-Beranger, C. ^{[1
]}

Rafhay, Q. ^{[3
]}

Ghibaudo, G. ^{[3
]}

Cristiano, F. ^{[4
]}

Haond, M. ^{[2
]}

Boeuf, F. ^{[2
]}

Vinet, M. ^{[1
]}

机构：

[1] Minatec Grenoble, Leti, CEA, Grenoble, France

[2] STMicroelect Crolles, Crolles, France

[3] Minatec Grenoble INP, IMEP, LAHC, Grenoble, France

[4] CNRS, LAAS, Toulouse, France

来源：

2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

3D sequential integration requires top FETs processed with a low thermal budget (500-600 degrees C). In this work, high performance low temperature FDSOI devices are obtained thanks to the adapted extension first architecture and the introduction of mobility boosters (pMOS: SiGe 27% channel / SiGe:B 35% RSD and nMOS: SiC:P RSD). This first demonstration of n and p extension first FDSOI devices shows that low temperature activated device can match the performance of a device with state-of-the-art high temperature process (above 1000 degrees C).

引用

页数：2

共 50 条

[31] High performance low temperature activated devices and optimization guidelines for 3D VLSI integration of FD, TriGate, FinFET on insulator
Pasini, L.
Batude, P.
Casse, M.
Mathieu, B.
Sklenard, B.
Luce, F. Piegas
Reboh, S.
Bernier, N.
Tabone, C.
Rozeau, O.
Martini, S.
Fenouillet-Beranger, C.
Brunet, L.
Audoit, G.
Lafond, D.
Aussenac, F.
Allain, F.
Romano, G.
Barraud, S.
Rambal, N.
Barral, V.
Hutin, L.
Hartmann, J-M.
Besson, P.
Kerdiles, S.
Haond, M.
Ghibaudo, G.
Vinet, M.
2015 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI TECHNOLOGY), 2015,
[32] CMOS Platform TEG for Development of High Performance Synaptic Devices
An, Yeong-Jin
Kim, Seong-Hyun
Song, Ki-Woo
Shin, Hyun-Jin
Ryu, Tae-Gyu
Eadi, Sunil-Babu
Kwon, Hyuk-Min
Lee, Hi-Deok
2022 IEEE 34TH INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2022, : 101 - 104
[33] TCAD simulations of FDSOI devices down to deep cryogenic temperature
Catapano, E.
Casse, M.
Gaillard, F.
de Franceschi, S.
Meunier, T.
Vinet, M.
Ghibaudo, G.
SOLID-STATE ELECTRONICS, 2022, 194
[34] CMOS Compatible High Performance IIIV Devices: Opportunities and Challenges
Sun, Y.
Shiu, K. T.
Cheng, C. W.
Majumdar, A.
Bruce, R.
Yau, J. B.
Farmer, D.
Zhu, Y.
Hopstaken, M.
Frank, M. M.
Ando, T.
Lee, K. T.
Rozen, J.
Sadana, D. K.
Narayanan, V.
Mo, R. T.
Leobandung, E.
SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 6, 2016, 72 (04): : 313 - 319
[35] Low-temperature and pressureless sintering technology for high-performance and high-temperature interconnection of semiconductor devices
Lu, Guo-Quan
Calata, Jesus N.
Lei, Guangyin
Chen, Xu
EUROSIME 2007: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, PROCEEDINGS, 2007, : 609 - +
[36] A Low Power High Performance PLL with Temperature Compensated VCO in 65nm CMOS
Ravinuthula, V.
Finocchiaro, S.
2016 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2016, : 31 - 34
[37] High Temperature Gate Driver Design Using Discrete CMOS Devices
Wang, Hanxiang
Jiang, Dong
Gao, Jialou
Zhang, Yechi
2019 IEEE 10TH INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG 2019), 2019, : 812 - 815
[38] Vertical MOSFETS for high performance, low cost CMOS
Hall, S.
Tan, L.
Buiu, O.
Hakim, M. M.
Uchino, T.
Ashburn, P.
Redman-White, W.
CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 387 - +
[39] Si thickness influence on subthreshold currents at high temperatures in FDSOI CMOS
Ekstrom, Mattias
Zurauskaite, Laura
Hellstrom, Per-Erik
2021 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2021,
[40] A Universal Temperature-Dependent Carrier Backscattering Model for Low-Temperature High-Performance CMOS Applications
Sun, Ying
Gu, Yuchen
Xu, Kezhi
Liu, Dong
Chen, Bing
Xu, Xiaoxin
Cheng, Ran
Han, Genquan
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 107 - 113

← 1 2 3 4 5 →