Crosstalk analysis for a CMOS gate driven inductively and capacitively coupled interconnects

被引：37

作者：

Kaushik, B. K. ^{[1
]}

Sarkar, S. ^{[2
]}

机构：

[1] GB Pant Engn Coll, Dept Elect & Elect Engn, Pauri Garhwal 246001, Uttarakhand, India

[2] Mody Inst Technol & Sci, Dept Elect & Commun Engn, Lakshmangarh 332311, Rajasthan, India

来源：

MICROELECTRONICS JOURNAL | 2008年 / 39卷 / 12期

关键词：

Coupling; Crosstalk noise; Inductance; Integrated circuit interconnect; Mutual inductance; Signal integrity; Transmission lines;

D O I：

10.1016/j.mejo.2008.03.015

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper deals with crosstalk analysis of a CMOS driven capacitively and inductively coupled interconnect. The Alpha Power Law model of MOS transistor is used to represent a CMOS driver. This is combined with a transmission line-based coupled RLC model of interconnect to develop a composite model for analytical purpose. On this basis a transient analysis of crosstalk noise is carried out. Comparison of the analytical results with SPICE extracted results shows that the error involved is nominal. (C) 2008 Elsevier Ltd. All rights reserved.

引用

页码：1834 / 1842

页数：9

共 50 条

[1] Crosstalk analysis of simultaneously switching inductively and capacitively coupled interconnects driven by CMOS gate
Kaushik, B. K.
Sarkar, S.
Agarwal, R. P.
Joshi, R. C.
[J]. THIRD INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES 2007, PROCEEDINGS, 2007, : 285 - +
[2] Crosstalk analysis for a CMOS-gate-driven coupled interconnects
Kaushik, Brajesh Kumar
Sarkar, Sankar
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (06) : 1150 - 1154
[3] Waveform analysis and delay prediction in simultaneously switching CMOS gate driven inductively and capacitively coupled on-chip interconnects
Kaushik, B. K.
Sarkar, S.
Agarwal, R. P.
Joshi, R. C.
[J]. 2007 IEEE DALLAS/CAS WORKSHOP ON SYSTEM-ON-CHIP (SOC): DESIGN, APPLICATIONS, INTEGRATION, AND SOFTWARE, 2007, : 55 - +
[4] An Accurate FDTD Model for Crosstalk Analysis of CMOS-Gate-Driven Coupled RLC Interconnects
Kumar, Vobulapuram Ramesh
Kaushik, Brajesh Kumar
Patnaik, Amalendu
[J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2014, 56 (05) : 1185 - 1193
[5] Repeater insertion in crosstalk-aware inductively and capacitively coupled interconnects
Kaushik, Brajesh Kumar
Agarwal, Rajendra P.
Sarkar, Sankar
Joshi, Ramesh C.
Chauhan, D. S.
[J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2011, 39 (06) : 629 - 647
[6] An Efficient MRTD Model for the Analysis of Crosstalk in CMOS-Driven Coupled Cu Interconnects
Rebelli, Shashank
Nistala, Bheema Rao
[J]. RADIOENGINEERING, 2018, 27 (02) : 532 - 540
[7] A Novel Approach to Crosstalk Noise Analysis in CMOS Inverter Driven Coupled RLC Interconnects
Paidimarry, Chandra Sekhar
Kumar, B. Pradeep
Katkoori, Srinivas
[J]. 2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
[8] An Accurate FDTD Model for Crosstalk Analysis of CMOS-Gate-Driven Coupled RLC Interconnects (vol 56, pg 1185, 2014)
Kumar, Vobulapuram Ramesh
Kaushik, Brajesh Kumar
Patnaik, Amalendu
[J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2015, 57 (06) : 1756 - 1756
[9] A Multiresolution Time Domain (MRTD) Method for Crosstalk Noise Modeling of CMOS-Gate-Driven Coupled MWCNT Interconnects
Rebelli, Shashank
Nistala, Bheema Rao
[J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2020, 62 (02) : 521 - 531
[10] An accurate model for dynamic crosstalk analysis of CMOS gate driven on-chip interconnects using FDTD method
Kumar, Vobulapuram Ramesh
Kaushik, Brajesh Kumar
Patnaik, Amalendu
[J]. MICROELECTRONICS JOURNAL, 2014, 45 (04) : 441 - 448

← 1 2 3 4 5 →