A Low Power AES-GCM Authenticated Encryption Core in 65nm SOTB CMOS Process

被引：0

作者：

Van-Phuc Hoang ^{[1
]}

Van-Tinh Nguyen ^{[1
]}

Anh-Thai Nguyen ^{[1
]}

Pham, Cong-Kha ^{[2
]}

机构：

[1] Le Quy Don Tech Univ, 236 Hoang Quoc Viet Str, Hanoi, Vietnam

[2] Univ Electrocommun, Grad Sch Informat & Engn, 1-5-1 Chofugaoka, Chofu, Tokyo 1828585, Japan

来源：

2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2017年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a low power AES-GCM authenticated encryption IP core which combines an improved four-parallel architecture, an advanced 65nm SOTB CMOS technology and a low complexity clock gating technique. As a result, the power consumption of the proposed AES-GCM core is only 8.9mW which is lower than other AES-GCM IP cores presented in literature. The detail implementation results are also presented and discussed.

引用

页码：112 / 115

页数：4

共 50 条

[41] Asynchronous MOUSETRAP Implementation of AES-128 encryption using 65nm standard cells
Densing, Chris Vincent J.
2018 IEEE REGION TEN SYMPOSIUM (TENSYMP), 2018, : 80 - 84
[42] Real Chip Performance Evaluation on Through Chip Interface IP for Renesas SOTB 65nm Process
Kayashima, Hideto
Kojima, Takuya
Okuhara, Hayate
Shidei, Tsunaaki
Amano, Hideharu
2019 SEVENTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS (CANDARW 2019), 2019, : 269 - 274
[43] Overview of the Scalable Communications Core: A Reconfigurable Wireless Baseband in 65nm CMOS
Chun, Anthony
McCanta, Kyle
Sandoval, Edgar Borrayo
Gulati, Kapil
2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 1 - 6
[44] 80 GHz low noise amplifiers in 65nm CMOS SOI
Martineau, Baudouin
Cathelin, Andreia
Danneville, Frangois
Kaiser, Andreas
Dambrine, Gilles
Lepilliet, Sylvie
Gianesello, Frederic
Belot, Didier
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 348 - +
[45] A Low/High Band Highly Linearized Reconfigurable Down Conversion Mixer in 65nm CMOS Process
Gupta, Nisha
Dutta, Ashudeb
Singh, Shiv Govind
2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP & INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2015,
[46] Self-Cascode Active Inductor in 65nm Bulk CMOS For Low Power RF Oscillator
Meharde, Priya
Niranjan, Vandana
Kumar, Ashwni
2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES (CONECCT), 2015,
[47] 0.4V Low-Power 60-GHz Oscillator in 65nm CMOS
Pepe, Domenico
Zito, Domenico
2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 789 - 792
[48] Design of a Low-Power Complex Baseband Filter with Tunable Gain and Bandwidth in 65nm CMOS
Choi, Jaegyeong
Kim, Jungah
Lee, Yongho
Kim, Seungsoo
Kim, Jongsik
Shin, Hyunchol
2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 109 - 110
[49] Methods for Low Insertion Loss RF Switches with Increased Power Handling Capability in 65nm CMOS
Rascher, Jochen
Pinarello, Sandro
Mueller, Jan-Erik
Fischer, Georg
Weigel, Robert
ASIA-PACIFIC MICROWAVE CONFERENCE 2011, 2011, : 1897 - 1900
[50] A Low Leakage Poly-Gated SCR Device for ESD Protection in 65nm CMOS process
Parthasarathy, Srivatsan
Salcedo, Javier A.
Hajjar, Jean-Jacques
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,

← 1 2 3 4 5 →