A Low Power AES-GCM Authenticated Encryption Core in 65nm SOTB CMOS Process

被引：0

作者：

Van-Phuc Hoang ^{[1
]}

Van-Tinh Nguyen ^{[1
]}

Anh-Thai Nguyen ^{[1
]}

Pham, Cong-Kha ^{[2
]}

机构：

[1] Le Quy Don Tech Univ, 236 Hoang Quoc Viet Str, Hanoi, Vietnam

[2] Univ Electrocommun, Grad Sch Informat & Engn, 1-5-1 Chofugaoka, Chofu, Tokyo 1828585, Japan

来源：

2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2017年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a low power AES-GCM authenticated encryption IP core which combines an improved four-parallel architecture, an advanced 65nm SOTB CMOS technology and a low complexity clock gating technique. As a result, the power consumption of the proposed AES-GCM core is only 8.9mW which is lower than other AES-GCM IP cores presented in literature. The detail implementation results are also presented and discussed.

引用

页码：112 / 115

页数：4

共 50 条

[31] Architecture Enhancements in 65nm SOTB Power Reconfigurable FPGA by Fine-Grained Body Biasing
Hioki, Masakazu
Katashita, Toshihiro
Koike, Hanpei
2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,
[32] Low temperature process flow optimisation for 65nm CMOS mixed-signal applications
Duriez, B
Morin, P
Tavel, B
Froment, B
Gouraud, P
Roy, D
Rochereau, K
Difrenza, R
Margin, A
Denais, M
Bidaud, M
Stolk, P
Woo, M
Arnaud, F
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 197 - 200
[33] A 65nm low-power CMOS transceiver for 802.11n portable application
Chiu, Yung-Ming
Chen, Tsung-Ming
Chen, Po-Yu
Kuan, Richard
Shih, Yi-Chang
Lin, Yi-Jay
Li, Chin-Lung
Jean, Yuh-Sheng
Huang, Kai-Yi
Lin, Shih-Min
Chien, Chih-Kai
Lin, Po-Ching
Wang, Wen-Shan
Hsu, Hong-Ta
Huang, Ming-Chung
Lu, Chao-Hua
Shih, Han-Jung
Chan, Ka-Un
Lin, Ying-His
2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 83 - 86
[34] Design of a low power 60GHz OOK receiver in 65nm CMOS technology
Lu, Zhenghao
Feng, Chen
Yu, Xiaopeng
Qin, Yajie
Yeo, Kiat Seng
PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2012, : 22 - 24
[35] Process Variation Compensation of a 4.6 GHz LNA in 65nm CMOS
Mukadam, Mustansir Yunus
Gouveia Filho, Oscar
Zhang, Xuan
Apsel, Alyssa B.
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2490 - 2493
[36] A Low-Leakage, Hybrid ESD Power Supply Clamp in 65nm CMOS Technology
Elghazali, Mahdi
Sachdev, Manoj
Opal, Ajoy
2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
[37] A 80∼101GHz Amplifier in 65nm CMOS process
Su, Zemin
Su, Guodong
Liu, Xiandong
Lei, Yuchao
Qiu, Zeqi
Su, Jiangtao
Sun, Lingling
2018 11TH UK-EUROPE-CHINA WORKSHOP ON MILLIMETER WAVES AND TERAHERTZ TECHNOLOGIES (UCMMT2018), VOL 1, 2018,
[38] A Distributed Voltage Controlled Oscillator in a standard 65nm CMOS Process
Seller, Nicolas
Chataigner, Emmanuel
Lapuyade, Herve
Beguertet, J. -B.
PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 93 - +
[39] A 65nm Embedded Low Power SRAM Compiler
Wu, Sheng
Zheng, Xiang
Gao, Zhiqiang
He, Xiangqing
PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 123 - 124
[40] A Power-optimized Reconfigurable CT ΣΔ Modulator in 65nm CMOS
Wang, Rui
Wen, Xiaoke
Azadet, Kamran
Li, Changzhi
Chen, Jinghong
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 305 - 308

← 1 2 3 4 5 →