A Comparative study of Junctionless dual material double gate Silicon on Insulator (SOI) and Silicon on Nothing (SON) MOSFET

被引:0
|
作者
Chauhan, Rachana [1 ]
Abhinav [1 ]
Kumar, Amrish [1 ]
Rai, Sanjeev [1 ]
机构
[1] Motilal Nehru Natl Inst Technol Allahabad, Dept Elect & Commun Engn, Allahabad 211004, Uttar Pradesh, India
来源
2017 4TH INTERNATIONAL CONFERENCE ON POWER, CONTROL & EMBEDDED SYSTEMS (ICPCES) | 2017年
关键词
JLDMDG MOSFET; SOI; SON; SCEs; DIBL and subthreshold swing;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, the electrostatic performance of junctionless dual material double gate (JLDMDG) silicon on insulator (SOI) is compared with that of JLDMDG silicon on nothing (SON) MOSFET. The 2D device simulation is used for the comparison of major electrostatic figure of merits such as threshold voltage subthreshold swing, Drain Induced Barrier Lowering (DIBL) and Ion/Ioff ratio. Further, in this paper the effect of scaling and doping concentration on electrostatic performance of JLDMDG MOSFET has been studied by varying the gate oxide thickness, channel length and channel thickness. The simulation result reveals that the JLDMDG SON MOSFET provides higher immunity to different short channel effects, compared to JLDMDG SOI MOSFET. The degradation in SCEs in JLDMDG SOI is mainly due to the fringing field effect developed from gate to source/drain.The fringing field will further generate electric field into the channel region from source/drain which weaken the gate control.[9]
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Analog/RF Performance of Triple Material Gate Stack-Graded Channel Double Gate-Junctionless Strained-silicon MOSFET with Fixed Charges
    Rao, Suddapalli Subba
    Joseph, Rani Deepika Balavendran
    Chintala, Vijaya Durga
    Saramekala, Gopi Krishna
    Srikar, D.
    Rao, Nistala Bheema
    SILICON, 2022, 14 (12) : 7363 - 7376
  • [32] Analog/RF Performance of Triple Material Gate Stack-Graded Channel Double Gate-Junctionless Strained-silicon MOSFET with Fixed Charges
    Suddapalli Subba Rao
    Rani Deepika Balavendran Joseph
    Vijaya Durga Chintala
    Gopi Krishna Saramekala
    D. Srikar
    Nistala Bheema Rao
    Silicon, 2022, 14 : 7363 - 7376
  • [33] Characteristics of 30 nm long vertical Silicon-on-Nothing (SON) MOSFET
    Ericsson Nikola Tesla, Zagreb; et al; Koncar - Electrical lndustries, Croatia; Siemens, Croatia; T-Croatian Telecom; T-Mobile Croatia (Croatian Society for Information and Communication Technology):
  • [34] A Graded Channel Dual-Material Gate Junctionless MOSFET for Analog Applications
    Pathak, Varsha
    Saini, Gaurav
    6TH INTERNATIONAL CONFERENCE ON SMART COMPUTING AND COMMUNICATIONS, 2018, 125 : 825 - 831
  • [35] Modeling and Analysis of a Front High-k gate stack Dual-Material Tri-gate Schottky Barrier Silicon-on-Insulator MOSFET with a Dual-Material Bottom Gate
    Pritha Banerjee
    Subir Kumar Sarkar
    Silicon, 2019, 11 : 513 - 519
  • [36] Modeling and Analysis of a Front High-k gate stack Dual-Material Tri-gate Schottky Barrier Silicon-on-Insulator MOSFET with a Dual-Material Bottom Gate
    Banerjee, Pritha
    Sarkar, Subir Kumar
    SILICON, 2019, 11 (01) : 513 - 519
  • [38] Quantum Transport in Silicon Double-Gate MOSFET
    Lamba, V.
    Engles, D.
    Malik, S. S.
    Verma, M.
    2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2009, : 55 - +
  • [39] A single-halo dual-material gate SOI MOSFET
    Li, Zunchao
    Jiang, Yaolin
    Zhang, Lili
    2007 INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2007, : 66 - +
  • [40] Double gate silicon on insulator transistors.: A Monte Carlo study
    Gámiz, F
    Roldán, JB
    Godoy, A
    Carceller, JE
    Cartujo, P
    SOLID-STATE ELECTRONICS, 2004, 48 (06) : 937 - 945