NetVP: A System-Level NETwork Virtual Platform for Network Accelerator Development

被引：0
|
作者：
Wang, Chen-Chieh [1 ]
Lo, Sheng-Hsin [1 ]
Liu, Yao-Ning [1 ]
Chen, Chung-Ho [1 ]
机构：
[1] Natl Cheng Kung Univ, Inst Comp & Commun Engn, Tainan 70101, Taiwan
来源：
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012) | 2012年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we propose a Network Virtual Platform (NetVP) to develop and verify network accelerator like an IPsec processor. The NetVP provides on-line verification mechanism and is suitable for ESL top-down design flow, supporting developments of un-timed as well as timed models. System development using this NetVP is efficient and flexible since it allows the designer to explore design spaces such as the network bandwidth and system architecture easily.
引用
收藏
页码：249 / 252
页数：4
相关论文
共 50 条
  • [1] A System-Level Network Virtual Platform for IPsec Processor Development
    Wang, Chen-Chieh
    Chen, Chung-Ho
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (05): : 1095 - 1104
  • [2] StepNP: A system-level exploration platform for network processors
    Paulin, PG
    Pilkington, C
    Bensoudane, E
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (06): : 17 - 26
  • [3] A system-level EMC Technical Support Platform for network-based computers
    Wu, Qun
    Fu, Jia-Hui
    Meng, Fan-Yi.
    Wang, Hai-Long
    Jin, Bo-Shi
    Zhang, Fang
    [J]. 2008 ASIA-PACIFIC SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND 19TH INTERNATIONAL ZURICH SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, 2008, : 642 - +
  • [4] NeuroVP: A System-Level Virtual Platform for Integration of Neuromorphic Accelerators
    Galicia, Melvin
    BanaGozar, Ali
    Sturm, Karl
    Staudigl, Felix
    Stuijk, Sander
    Corporaal, Henk
    Leupers, Rainer
    [J]. 34TH IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (SOCC), 2021, : 236 - 241
  • [5] System-level modeling of a network switch SoC
    Paul, JM
    Andrews, CP
    Cassidy, AS
    Thomas, DE
    [J]. ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 62 - 67
  • [6] System-Level Design and Virtual Prototyping of a Telecommunication Application on a NUMA Platform
    Genius, Daniela
    Apvrille, Ludovic
    [J]. PROCEEDINGS OF THE 2018 13TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2018,
  • [7] A System-Level Entity-in-the-Loop Simulation Platform for Space-Terrestrial Integrated Network
    Liang, Houze
    Zheng, Xinhua
    Li, Junrong
    Lu, Tianyu
    Chen, Xiang
    [J]. SPACE INFORMATION NETWORKS, SINC 2023, 2024, 2057 : 1 - 8
  • [8] System-Level Development and Verification Framework for High-Performance System Accelerator
    Wang, Chen-Chieh
    Wong, Ro-Pun
    Lin, Jing-Wun
    Chen, Chung-Ho
    [J]. 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 359 - 362
  • [9] SYSTEM-LEVEL CONSTRAINTS DICTATE REAL NETWORK THROUGHPUT
    VIALLET, F
    [J]. COMPUTER DESIGN, 1988, 27 (02): : 79 - 83
  • [10] System-level virtual prototyping
    Emery, PJ
    [J]. COMPUTER GRAPHICS WORLD, 1999, 22 (05) : 22 - 22
12345