NetVP: A System-Level NETwork Virtual Platform for Network Accelerator Development

被引：0

作者：

Wang, Chen-Chieh ^{[1
]}

Lo, Sheng-Hsin ^{[1
]}

Liu, Yao-Ning ^{[1
]}

Chen, Chung-Ho ^{[1
]}

机构：

[1] Natl Cheng Kung Univ, Inst Comp & Commun Engn, Tainan 70101, Taiwan

来源：

2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a Network Virtual Platform (NetVP) to develop and verify network accelerator like an IPsec processor. The NetVP provides on-line verification mechanism and is suitable for ESL top-down design flow, supporting developments of un-timed as well as timed models. System development using this NetVP is efficient and flexible since it allows the designer to explore design spaces such as the network bandwidth and system architecture easily.

引用

下载

页码：249 / 252

页数：4

共 50 条

[21] System-level communication modeling for network-on-chip synthesis
Gerstlauer, Andreas
Shin, Dongwan
Domer, Rainer
Gajski, Daniel D.
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 45 - 48
[22] System-Level Energy Balance for Maximizing Network Lifetime in WSNs
Zhang, Wenyu
Zhang, Zhenjiang
Chao, Han-Chieh
Liu, Yun
Zhang, Peng
IEEE ACCESS, 2017, 5 : 20046 - 20057
[23] SYSTEM-LEVEL CONSTRAINTS DICTATE REAL NETWORK THROUGHPUT.
Viallet, Fabian
Electronic Systems Technology and Design/Computer Design's, 1988, 27 (02): : 79 - 83
[24] A DISTRIBUTED SYSTEM-LEVEL DIAGNOSIS ALGORITHM FOR ARBITRARY NETWORK TOPOLOGIES
RANGARAJAN, S
DAHBURA, AT
ZIEGLER, EA
IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (02) : 312 - 334
[25] A New Approach on the System-Level Design for the Wireless Sensor Network
Hu Bowen
PROCEEDINGS OF THE 2016 4TH INTERNATIONAL CONFERENCE ON MACHINERY, MATERIALS AND COMPUTING TECHNOLOGY, 2016, 60 : 1967 - 1971
[26] System-level Simulation Acceleration for Architectural Performance Analysis Using Hybrid Virtual Platform System
Shim, Kyuho
Kim, Woojoo
Cho, Kwang-Hyun
Min, Byeong
2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 402 - 404
[27] A system-level Performance Evaluation Methodology for Network Processors Based on Network Calculus Analytical Modehng
de Faria, Fredefico
Strum, Marius
Chau, Wang Jiang
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 265 - +
[28] RISC-V based virtual prototype: An extensible and configurable platform for the system-level
Herdt, Vladimir
Grosse, Daniel
Pieper, Pascal
Drechsler, Rolf
JOURNAL OF SYSTEMS ARCHITECTURE, 2020, 109 (109)
[29] A Virtual Platform for Network Experimentation
Landsiedel, Olaf
Kunz, Georg
Goetz, Stefan
Wehrle, Klaus
VISA 09, 2009, : 45 - 52
[30] Generating System-Level Responses from a Network of Simple Synthetic Replicators
Sadownik, Jan W.
Kosikova, Tamara
Philp, Douglas
JOURNAL OF THE AMERICAN CHEMICAL SOCIETY, 2017, 139 (48) : 17565 - 17573

← 1 2 3 4 5 →