NetVP: A System-Level NETwork Virtual Platform for Network Accelerator Development

被引：0
|
作者：
Wang, Chen-Chieh [1 ]
Lo, Sheng-Hsin [1 ]
Liu, Yao-Ning [1 ]
Chen, Chung-Ho [1 ]
机构：
[1] Natl Cheng Kung Univ, Inst Comp & Commun Engn, Tainan 70101, Taiwan
来源：
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012) | 2012年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we propose a Network Virtual Platform (NetVP) to develop and verify network accelerator like an IPsec processor. The NetVP provides on-line verification mechanism and is suitable for ESL top-down design flow, supporting developments of un-timed as well as timed models. System development using this NetVP is efficient and flexible since it allows the designer to explore design spaces such as the network bandwidth and system architecture easily.
引用
下载
收藏
页码：249 / 252
页数：4
相关论文
共 50 条
  • [11] System-Level Security for Network Processors with Hardware Monitors
    Hu, Kekai
    Wolf, Tilman
    Teixeira, Thiago
    Tessier, Russell
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [12] System-level reliability assessment of optical network on chip
    Baharloo, Mohammad
    Abdollahi, Meisam
    Baniasadi, Amirali
    MICROPROCESSORS AND MICROSYSTEMS, 2023, 99
  • [13] Virtual Experimental Platform in the Network Database Application Development
    Wu, Xiaoyu
    Dong, Wei
    Tang, Guowei
    Yan, Huyong
    Yang, Liquan
    EDUCATION MANAGEMENT, EDUCATION THEORY AND EDUCATION APPLICATION, 2011, 109 : 741 - 746
  • [14] Development and Implementation of Virtual Experiment Platform Based on Network
    Su, Zhaoqun
    Yang, Jiajun
    Yu, Ting
    Wan, Minbiao
    2ND INTERNATIONAL SYMPOSIUM ON COMPUTER NETWORK AND MULTIMEDIA TECHNOLOGY (CNMT 2010), VOLS 1 AND 2, 2010, : 595 - 598
  • [15] Application of formal methods for system-level verification of Network on Chip
    Palaniveloo, Vinitha Arakkonam
    Sowmya, Arcot
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 162 - 169
  • [16] Network coding for system-level throughput improvement in satellite systems
    Alegre-Godoy, R.
    Angeles Vazquez-Castro, M.
    INTERNATIONAL JOURNAL OF SATELLITE COMMUNICATIONS AND NETWORKING, 2017, 35 (06) : 551 - 570
  • [17] Analyzing the Performance of the Network Protocols Based on System-Level Modeling
    Fang, Linbo
    Huang, Zhangqin
    Hou, Yibin
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2006, 6 (7B): : 50 - 55
  • [18] System-Level Network Analysis of a Catechol Component for Redox Bioelectronics
    Zhao, Zhiling
    Wu, Si
    Kim, Eunkyoung
    Chen, Chen-yu
    Rzasa, John R.
    Shi, Xiaowen
    Bentley, William E.
    Payne, Gregory F.
    ACS APPLIED ELECTRONIC MATERIALS, 2022, 4 (05) : 2490 - 2501
  • [19] System-level Simulation Framework for Ultra-Dense Network
    Xiao Yutong
    Wu Xuanli
    Meng Chuiyang
    Deng Xiao
    2018 EIGHTH INTERNATIONAL CONFERENCE ON INSTRUMENTATION AND MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC 2018), 2018, : 1341 - 1346
  • [20] Network-on-chip modeling for system-level multiprocessor simulation
    Madsen, J
    Mahadevan, S
    Virk, K
    Gonzalez, M
    RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 265 - 274
12345