StepNP: A system-level exploration platform for network processors

被引：53
|
作者：
Paulin, PG
Pilkington, C
Bensoudane, E
机构：
[1] STMicroelect, Cent R&D, SoC Platform Automat Grp, Nepean, ON K2H 8R6, Canada
[2] STMicroelect, Syst Chip Platform Automat Grp, Ottawa, ON, Canada
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2002年 / 19卷 / 06期
关键词：
D O I：
10.1109/MDT.2002.1047740
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The fast-changing communications market requires high-performance yet flexible network-processing platforms. StepNP is an exploratory network processor simulation environment for. exploring applications, multiprocessor network-processing architectures, and SoC tools. Supporting model interaction, instrumentation, and analysis, the platform lets R&D teams easily add new processors, coprocessors, and interconnects.
引用
收藏
页码：17 / 26
页数：10
相关论文
共 50 条
  • [1] A system level exploration platform and methodology for network applications based on configurable processors
    Quinn, D
    Lavigueur, B
    Bois, G
    Aboulhamid, M
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 364 - 369
  • [2] System-Level Security for Network Processors with Hardware Monitors
    Hu, Kekai
    Wolf, Tilman
    Teixeira, Thiago
    Tessier, Russell
    [J]. 2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [3] NetVP: A System-Level NETwork Virtual Platform for Network Accelerator Development
    Wang, Chen-Chieh
    Lo, Sheng-Hsin
    Liu, Yao-Ning
    Chen, Chung-Ho
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 249 - 252
  • [4] System-level exploration with SpecSyn
    Gajski, DD
    Vahid, F
    Narayan, S
    Gong, J
    [J]. 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 812 - 817
  • [5] A System-Level Network Virtual Platform for IPsec Processor Development
    Wang, Chen-Chieh
    Chen, Chung-Ho
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (05): : 1095 - 1104
  • [6] System-level modeling of DSP and embedded processors
    Zivojnovic, V
    Schlager, C
    Fitzner, J
    [J]. CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1730 - 1734
  • [7] System-level performance evaluation of reconfigurable processors
    Enzler, R
    Plessl, C
    Platzner, M
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2005, 29 (2-3) : 63 - 73
  • [8] A system-level Performance Evaluation Methodology for Network Processors Based on Network Calculus Analytical Modehng
    de Faria, Fredefico
    Strum, Marius
    Chau, Wang Jiang
    [J]. IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 265 - +
  • [9] A system-level EMC Technical Support Platform for network-based computers
    Wu, Qun
    Fu, Jia-Hui
    Meng, Fan-Yi.
    Wang, Hai-Long
    Jin, Bo-Shi
    Zhang, Fang
    [J]. 2008 ASIA-PACIFIC SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND 19TH INTERNATIONAL ZURICH SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, 2008, : 642 - +
  • [10] System-level exploration tools for MPSoC designs
    Flake, Peter
    Davidmann, Simon
    Schirrmeister, Frank
    [J]. 43rd Design Automation Conference, Proceedings 2006, 2006, : 286 - 287
12345