System-level modeling of DSP and embedded processors

被引：0
|
作者：
Zivojnovic, V [1 ]
Schlager, C [1 ]
Fitzner, J [1 ]
机构：
[1] AXYS Design Automat Inc, Irvine, CA 92606 USA
来源：
CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2 | 1998年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
High complexity and development costs of processor based DSP and embedded designs permanently force the hardware and software designers to develop and intensively use processor abstractions in form of abstract processor models for specification, design, and verification of processor hardware and software. Based on the SuperSim processor modeling technology we have developed a new powerful methodology that can be used in an broad spectrum of applications ranging from DSP C compiler design over assembly code development to HW/SW co-simulation with HDL simulators.
引用
收藏
页码：1730 / 1734
页数：5
相关论文
共 50 条
  • [1] On the characterization and optimization of system-level vulnerability for instruction caches in embedded processors
    Wang, Shuai
    Duan, Guangshan
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (08) : 686 - 692
  • [2] System-level modeling of dynamically reconfigurable co-processors
    Yang, Q
    Tiensyrjä, K
    Masselos, K
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 881 - 885
  • [3] Abstract, multifaceted modeling of embedded processors for system level design
    Schirner, Gunar
    Gerstlauer, Andreas
    Domer, Rainer
    [J]. PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 384 - +
  • [4] A Framework for System-Level Modeling and Simulation of Embedded Systems Architectures
    Erbas, Cagkan
    Pimentel, Andy D.
    Thompson, Mark
    Polstra, Simon
    [J]. EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2007, (01)
  • [5] PMCC: Fast and Accurate System-Level Power Modeling for Processors on Heterogeneous SoC
    Deng, Chenchen
    Liu, Leibo
    Liu, Yang
    Yin, Shouyi
    Wei, Shaojun
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (05) : 540 - 544
  • [6] System-level performance evaluation of reconfigurable processors
    Enzler, R
    Plessl, C
    Platzner, M
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2005, 29 (2-3) : 63 - 73
  • [7] System-level Development of Embedded Software
    Schirner, Gunar
    Gerstlauer, Andreas
    Doemer, Rainer
    [J]. 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 913 - +
  • [8] System-Level Security for Network Processors with Hardware Monitors
    Hu, Kekai
    Wolf, Tilman
    Teixeira, Thiago
    Tessier, Russell
    [J]. 2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [9] StepNP: A system-level exploration platform for network processors
    Paulin, PG
    Pilkington, C
    Bensoudane, E
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (06): : 17 - 26
  • [10] Efficiency System for DSP Algorithms on Embedded ARM PXA Processors
    Madni, Jamal A.
    Wong, Sum Yin
    [J]. 2012 WORLD AUTOMATION CONGRESS (WAC), 2012,
12345