System-level modeling of DSP and embedded processors

被引：0

作者：

Zivojnovic, V ^{[1
]}

Schlager, C ^{[1
]}

Fitzner, J ^{[1
]}

机构：

[1] AXYS Design Automat Inc, Irvine, CA 92606 USA

来源：

CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

High complexity and development costs of processor based DSP and embedded designs permanently force the hardware and software designers to develop and intensively use processor abstractions in form of abstract processor models for specification, design, and verification of processor hardware and software. Based on the SuperSim processor modeling technology we have developed a new powerful methodology that can be used in an broad spectrum of applications ranging from DSP C compiler design over assembly code development to HW/SW co-simulation with HDL simulators.

引用

页码：1730 / 1734

页数：5

共 50 条

[41] The Artemis workbench for system-level performance evaluation of embedded systems
Pimentel, Andy D.
[J]. INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2008, 3 (03) : 181 - 196
[42] Reliability-Driven System-Level Synthesis of Embedded Systems
Bolchini, Cristiana
Miele, Antonio
[J]. 2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 35 - 43
[43] System-level power/performance analysis for embedded systems design
Nandi, A
Marculescu, R
[J]. 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 599 - 604
[44] System-level design space identification for Many-Core Vision Processors
Yudi, Jones
Llanos, Carlos Humberto
Huebner, Michael
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2017, 52 : 2 - 22
[45] Modeling of embedded processors in PLDs
Chiang, AS
[J]. ELECTRONIC DESIGN, 2000, 48 (23) : 96 - 96
[46] CEDAR: Modeling impact of component error derating and read frequency on system-level vulnerability in high-performance processors
Asadi, Hossein
Haghdoost, Alireza
Ramezani, Morteza
Elyasi, Nima
Baniasadi, Amirali
[J]. MICROELECTRONICS RELIABILITY, 2014, 54 (05) : 1009 - 1021
[47] System-level modeling and performance analysis of wireless access system
Fang, Lin-Bo
Huang, Zhang-Qin
Hou, Yi-Bin
Wang, Zhi-Qiang
[J]. Beijing Gongye Daxue Xuebao / Journal of Beijing University of Technology, 2009, 35 (02): : 270 - 275
[48] The architectural design of DSP based embedded parallel processors
Smit, WA
[J]. 2002 IEEE AFRICON, VOLS 1 AND 2: ELECTROTECHNOLOGICAL SERVICES FOR AFRICA, 2002, : 323 - 326
[49] A system-level multiprocessor system-on-chip modeling framework
Virk, K
Madsen, J
[J]. 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 81 - 84
[50] Computationally Efficient MIMO HSDPA System-Level Modeling
Wrulich, Martin
Rupp, Markus
[J]. EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2009,

← 1 2 3 4 5 →