共 50 条
- [2] Advanced SoC Virtual Prototyping for System-Level Power Planning And Validation [J]. 2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
- [4] NeuroVP: A System-Level Virtual Platform for Integration of Neuromorphic Accelerators [J]. 34TH IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (SOCC), 2021, : 236 - 241
- [5] A System-Level Network Virtual Platform for IPsec Processor Development [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (05): : 1095 - 1104
- [6] GaN Virtual Prototyping: from traps modeling to system-level cascode optimization [J]. PROCEEDINGS OF THE 2014 44TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2014), 2014, : 337 - 340
- [7] NetVP: A System-Level NETwork Virtual Platform for Network Accelerator Development [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 249 - 252
- [9] System-level design space exploration for security processor prototyping in analytical approaches [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 376 - 380