System-Level Design and Virtual Prototyping of a Telecommunication Application on a NUMA Platform

被引:0
|
作者
Genius, Daniela [1 ]
Apvrille, Ludovic [2 ]
机构
[1] Sorbonne Univ, LIP6, CNRS, UMR 7606, Paris, France
[2] Univ Paris Saclay, IMT, Telecom ParisTech, LTCI,CNRS, Paris, France
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The use of model-driven approaches for embedded system design has become a common practice. Among these model-driven approaches, only a few of them include the generation of a full-system simulation comprising operating system, code generation for tasks and hardware simulation models. Even less common is the extension to massively parallel, NoC based designs, such as required for high performance streaming applications where dozens of tasks are replicated onto identical general purpose processor cores of a Multi-processor System-on-chip (MP-SoC). We present the extension of a system-level tool to handle clustered Network-on-Chip (NoC) with virtual prototyping platforms. On the one hand, the automatic generation of the virtual prototype becomes more complex as topcell, address mapping and linker script have to be adapted. On the other hand, the exploration of the design space is particularly important for this class of applications, as performance may strongly be impacted by Non Uniform Memory Access (NUMA).
引用
收藏
页数:8
相关论文
共 50 条
  • [1] System-level virtual prototyping
    Emery, PJ
    [J]. COMPUTER GRAPHICS WORLD, 1999, 22 (05) : 22 - 22
  • [2] Advanced SoC Virtual Prototyping for System-Level Power Planning And Validation
    Mischkalla, Fabian
    Mueller, Wolfgang
    [J]. 2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
  • [3] High-level modeling of communication-centric applications: Extensions to a system-level design and virtual prototyping tool
    Genius, Daniela
    Apvrille, Ludovic
    Li, Letitia W.
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2019, 67 : 117 - 130
  • [4] NeuroVP: A System-Level Virtual Platform for Integration of Neuromorphic Accelerators
    Galicia, Melvin
    BanaGozar, Ali
    Sturm, Karl
    Staudigl, Felix
    Stuijk, Sander
    Corporaal, Henk
    Leupers, Rainer
    [J]. 34TH IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (SOCC), 2021, : 236 - 241
  • [5] A System-Level Network Virtual Platform for IPsec Processor Development
    Wang, Chen-Chieh
    Chen, Chung-Ho
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (05): : 1095 - 1104
  • [6] GaN Virtual Prototyping: from traps modeling to system-level cascode optimization
    Curatola, G.
    Kassmanhuber, A.
    Yuferev, S.
    Franke, J.
    Pozzovivo, G.
    Lavanga, S.
    Prechtl, G.
    Detzel, T.
    Haeberlen, O.
    [J]. PROCEEDINGS OF THE 2014 44TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2014), 2014, : 337 - 340
  • [7] NetVP: A System-Level NETwork Virtual Platform for Network Accelerator Development
    Wang, Chen-Chieh
    Lo, Sheng-Hsin
    Liu, Yao-Ning
    Chen, Chung-Ho
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 249 - 252
  • [8] System-level design: Orthogonalization of concerns and platform-based design
    Keutzer, K
    Malik, S
    Newton, AR
    Rabaey, JM
    Sangiovanni-Vincentelli, A
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (12) : 1523 - 1543
  • [9] System-level design space exploration for security processor prototyping in analytical approaches
    Lin, Yung Chia
    Huang, Chung Wen
    Lee, Jenq Kuen
    [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 376 - 380
  • [10] SYSTEM-LEVEL DESIGN
    BOURBON, B
    [J]. COMPUTER DESIGN, 1990, 29 (23): : 19 - 21