NetMQ: High-performance In-network Caching for Message Queues with Programmable Switches

被引:1
|
作者
Ma, Junte [1 ,2 ]
Xie, Sihao [1 ,2 ]
Zhao, Jin [1 ,2 ]
机构
[1] Fudan Univ, Sch Comp Sci, Shanghai, Peoples R China
[2] Shanghai Key Lab Intelligent Informat Proc, Shanghai, Peoples R China
基金
中国国家自然科学基金;
关键词
Message Queues; Programmable Switches; P4; In-network Processing; Cloud Computing; High Performance;
D O I
10.1109/ICC45855.2022.9839134
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
Message queues are fundamental components in modern cloud architecture. With the increased data traffic, traditional distributed message queue systems suffer from low performance. We present NetMQ, a new message queue architecture that leverages the power and flexibility of new-generation programmable switches to handle message producing and consuming requests of hot message queues. Due to the limited switch memory, we design a memory layout for multiple cached queues sharing a single register array, and two memory supplementing strategies for different types of queues. To handle dynamic workloads, we design a space-efficient hot queue detector in the data plane, and a heuristic algorithm running in the controller to update the cached topic partition regularly. We implement a NetMQ prototype on Barefoot Tofino switches and commodity servers. Our evaluations show that NetMQ reduces the latency by 3.5-18x, and improves the throughput by 3-3.8x for queues cached in the switch, while incurs negligible overheads for the uncached queues.
引用
收藏
页码:4595 / 4600
页数:6
相关论文
共 50 条
  • [41] An extensible message layer for high-performance clusters
    Ulmer, C
    Yalamanchili, S
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 1104 - 1109
  • [42] RoShaQ: High-Performance On-Chip Router with Shared Queues
    Tran, Anh T.
    Baas, Bevan M.
    [J]. 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 232 - 238
  • [43] High-performance multi/many-core architectures with shared and private queues: Network processing approaches
    Falamarzi, Reza
    Bahrambeigy, Bahram
    Ahmadi, Mahmood
    Rajabzadeh, Amir
    [J]. JOURNAL OF HIGH SPEED NETWORKS, 2018, 24 (02) : 89 - 106
  • [44] An evolutionary management scheme in high-performance packet switches
    Ascia, G
    Catania, V
    Panno, D
    [J]. IEEE-ACM TRANSACTIONS ON NETWORKING, 2005, 13 (02) : 262 - 275
  • [45] Practical scheduling algorithms for high-performance packet switches
    Mhamdi, L
    Hamdi, M
    [J]. 2003 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5: NEW FRONTIERS IN TELECOMMUNICATIONS, 2003, : 1659 - 1663
  • [46] GENIUS - A genetic scheduling algorithm for high-performance switches
    Wille, Emilio C. G.
    Hoffmann, Jose R.
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2015, 69 (03) : 629 - 635
  • [47] A high-performance framework for a network programmable packet processor using P4 and FPGA
    Yazdinejad, Abbas
    Parizi, Reza M.
    Bohlooli, Ali
    Dehghantanha, Ali
    Choo, Kim-Kwang Raymond
    [J]. JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2020, 156
  • [48] HIGH-PERFORMANCE DIGITALLY PROGRAMMABLE ANALOG TRANSVERSAL FILTER
    ROY, D
    MENARD, P
    [J]. ELECTRONICS LETTERS, 1978, 14 (20) : 671 - 672
  • [49] A new architecture for high-performance Programmable Logic Controller
    Aramaki, N
    Shimokawa, Y
    Kuno, S
    Saitoh, T
    Hashimoto, H
    [J]. IECON '97 - PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON INDUSTRIAL ELECTRONICS, CONTROL, AND INSTRUMENTATION, VOLS. 1-4, 1997, : 187 - 190
  • [50] High-performance programmable grounded resistor and its applications
    Rana, Charu
    Prasad, Dinesh
    Afzal, Neelofar
    [J]. AUTOMATIKA, 2018, 59 (01) : 71 - 77