共 50 条
- [2] SOBR: A High-Performance Shared Output Buffered Router for Networks-on-Chip [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (07): : 2002 - 2005
- [4] High-performance on-chip transformers [J]. IEEE ELECTRON DEVICE LETTERS, 2005, 26 (08) : 557 - 559
- [8] A High Performance Router With Dynamic Buffer Allocation For On-Chip Interconnect Networks [J]. 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 462 - 467
- [9] Prediction of High-Performance On-Chip Global Interconnection [J]. 11TH INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PREDICTION (SLIP 09), 2009, : 61 - 68
- [10] A shared-bus control mechanism and a cache coherence protocol for a high-performance on-chip multiprocessor [J]. SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, : 314 - 322