RoShaQ: High-Performance On-Chip Router with Shared Queues

被引:0
|
作者
Tran, Anh T. [1 ]
Baas, Bevan M. [1 ]
机构
[1] Univ Calif Davis, Davis, CA 95616 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
On-chip router typically has buffers dedicated to its input or output ports for temporarily storing packets in case contention occurs on output physical channels. Buffers, unfortunately, consume significant portions of router area and power. While running a traffic trace, however, not all input ports of routers have incoming packets needed to be transferred at the same time. As a result, a large number of buffer queues in the network are empty while other queues are mostly busy. This observation motivates us to design RoShaQ, a router architecture that maximizes buffer utilization by allowing to share multiple buffer queues among input ports. Sharing queues, in fact, makes using buffers more efficient hence is able to achieve higher throughput when the network load becomes heavy. On the other side, at light traffic load, our router achieves low latency by allowing packets to effectively bypass these shared queues. Experimental results show that RoShaQ is 21% less latency and 14% higher saturation throughput than a typical virtual-channel (VC) router with 4% higher power and 16% larger area. Due to its higher performance, RoShaQ consumes 7% less energy per a transferred packet than a VC router given the same buffer space capacity.
引用
收藏
页码:232 / 238
页数:7
相关论文
共 50 条
  • [1] Design of a high-performance router with distributed shared-buffer for load balancing for on-chip networks
    Rezaei-Zare, Mina
    Fathy, Mahmood
    Rezaei-Zare, Afshin
    [J]. MICROELECTRONICS JOURNAL, 2023, 132
  • [2] SOBR: A High-Performance Shared Output Buffered Router for Networks-on-Chip
    Chen, Yancang
    Xie, Lunguo
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (07): : 2002 - 2005
  • [3] Achieving High-Performance On-Chip Networks With Shared-Buffer Routers
    Tran, Anh T.
    Baas, Bevan M.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (06) : 1391 - 1403
  • [4] High-performance on-chip transformers
    Chong, K
    Xie, YH
    [J]. IEEE ELECTRON DEVICE LETTERS, 2005, 26 (08) : 557 - 559
  • [5] A low-cost, fault-tolerant and high-performance router architecture for on-chip networks
    Valinataj, Mojtaba
    Shahiri, Mostafa
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 45 : 151 - 163
  • [6] On-chip router
    Simon Pleasants
    [J]. Nature Photonics, 2014, 8 (2) : 85 - 85
  • [7] An architecture for high-performance scalable shared-memory multiprocessors exploiting on-chip integration
    Acacio, ME
    González, J
    García, JM
    Duato, J
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2004, 15 (08) : 755 - 768
  • [8] A High Performance Router With Dynamic Buffer Allocation For On-Chip Interconnect Networks
    Qi Shubo
    Zhang Minxuan
    Li Jinwen
    Zhao Tianlei
    Zhang Chengyi
    Li Shaoqing
    [J]. 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 462 - 467
  • [9] Prediction of High-Performance On-Chip Global Interconnection
    Zhang, Yulei
    Hu, Xiang
    Deutsch, Alina
    Engin, A. Ege
    Buckwalter, James F.
    Cheng, Chung-Kuan
    [J]. 11TH INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PREDICTION (SLIP 09), 2009, : 61 - 68
  • [10] A shared-bus control mechanism and a cache coherence protocol for a high-performance on-chip multiprocessor
    Takahashi, M
    Takano, H
    Kaneko, E
    Suzuki, S
    [J]. SECOND INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1996, : 314 - 322