High-performance on-chip transformers

被引:53
|
作者
Chong, K [1 ]
Xie, YH [1 ]
机构
[1] Univ Calif Los Angeles, Dept Mat Sci & Engn, Los Angeles, CA 90095 USA
基金
美国国家科学基金会;
关键词
eddy current; on-chip transformer; porous Si; mixed-signal IC; substrate effect;
D O I
10.1109/LED.2005.851817
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To study the substrate effect on transformer performance, several types of spiral transformers were fabricated on p(+) silicon substrate with microporous silicon (PS) regions. Our analysis shows that the use of PS significantly reduces the substrate effects including eddy current and capacitive coupling between spirals and the substrate. The reduced substrate effects lead to higher Q-factor and resonant frequency (f(r)), mutual reactive coupling coefficients (k(Im)) with larger useable band width and higher available gain (G(alpha)) mainly because of the reduction in power loss to the substrate. The use of PS can greatly increase transformer performances and broaden the parameter space for on-chip transformer layout optimization.
引用
收藏
页码:557 / 559
页数:3
相关论文
共 50 条
  • [1] On-chip microfabricated high-performance embedded solenoid-inductors and transformers
    Wu, Zhengzheng
    Gu, Lei
    Li, Xinxin
    [J]. Jixie Gongcheng Xuebao/Chinese Journal of Mechanical Engineering, 2008, 44 (11): : 34 - 38
  • [2] High-performance on-chip transformers with partial polysilicon patterned ground shields (PGS)
    Lin, Yo-Sheng
    Chen, Chang-Zhi
    Liang, Hsiao-Bin
    Chen, Chi-Chen
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (01) : 157 - 160
  • [3] Prediction of High-Performance On-Chip Global Interconnection
    Zhang, Yulei
    Hu, Xiang
    Deutsch, Alina
    Engin, A. Ege
    Buckwalter, James F.
    Cheng, Chung-Kuan
    [J]. 11TH INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PREDICTION (SLIP 09), 2009, : 61 - 68
  • [4] A High-Performance On-Chip Bus (MSBUS) Design and Verification
    Yang, Xiaokun
    Andrian, Jean H.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (07) : 1350 - 1354
  • [5] Dual partitioning multicasting for high-performance on-chip networks
    Li, Jianhua
    Shi, Liang
    Xue, Chun Jason
    Xu, Yinlong
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2014, 74 (01) : 1858 - 1871
  • [6] RoShaQ: High-Performance On-Chip Router with Shared Queues
    Tran, Anh T.
    Baas, Bevan M.
    [J]. 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 232 - 238
  • [7] Prediction and Comparison of High-Performance On-Chip Global Interconnection
    Zhang, Yulei
    Hu, Xiang
    Deutsch, Alina
    Engin, A. Ege
    Buckwalter, James F.
    Cheng, Chung-Kuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (07) : 1154 - 1166
  • [8] Dynamically configurable bus topologies for high-performance on-chip communication
    Sekar, Krishna
    Lahiri, Kanishka
    Raghunathan, Anand
    Dey, Sujit
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) : 1413 - 1426
  • [9] High-performance and scalable on-chip digital Fourier transform spectroscopy
    Derek M. Kita
    Brando Miranda
    David Favela
    David Bono
    Jérôme Michon
    Hongtao Lin
    Tian Gu
    Juejun Hu
    [J]. Nature Communications, 9
  • [10] Opto-electrokinetic manipulation for high-performance on-chip bioassays
    Kwon, Jae-Sung
    Ravindranath, Sandeep P.
    Kumar, Aloke
    Irudayaraj, Joseph
    Wereley, Steven T.
    [J]. LAB ON A CHIP, 2012, 12 (23) : 4955 - 4959