An evolutionary management scheme in high-performance packet switches

被引:10
|
作者
Ascia, G [1 ]
Catania, V [1 ]
Panno, D [1 ]
机构
[1] Univ Catania, Dipartimento Ingn Informat & Telecommunicaz, I-95125 Catania, Italy
关键词
buffer management; fuzzy logic; genetic algorithm; packet switches; shared-memory;
D O I
10.1109/TNET.2005.845543
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper deals with a novel buffer management scheme based on the combination of evolutionary computing and fuzzy logic for shared-memory packet switches. The philosophy behind it is adaptation of the threshold for each logical output queue to the real traffic conditions by means of a system of fuzzy inferences. The optimal fuzzy system is achieved using a systematic methodology based on Genetic Algorithms for membership-function selecting and tuning. This methodology approach allows the fuzzy system parameters to be automatically derived when the switch parameters vary, offering a high degree of scalability to the fuzzy control system. Its performance is close to that of the push-out mechanism, which can be considered ideal from a performance viewpoint, and at any rate much better than that of threshold schemes based on conventional logic. In addition, the fuzzy threshold scheme is simple to implement, unlike the push-out mechanism which is not practically feasible in high-speed switches due to the amount of time required for computation, and above all inexpensive when implemented using current standard technology.
引用
收藏
页码:262 / 275
页数:14
相关论文
共 50 条
  • [1] High-Performance Prioritization Scheme for Input-Queued Packet Switches
    Balasubramanian, Kannan
    Umamageswari, G.
    Ganesh, M.
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON CONTROL AUTOMATION, COMMUNICATION AND ENERGY CONSERVATION INCACEC 2009 VOLUME II, 2009, : 628 - 634
  • [2] Dynamic Prioritization Scheme for High-Performance InputQueued Packet Switches Network
    AlQahtani, Salman
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2006, 6 (1B): : 58 - 65
  • [3] Practical scheduling algorithms for high-performance packet switches
    Mhamdi, L
    Hamdi, M
    [J]. 2003 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5: NEW FRONTIERS IN TELECOMMUNICATIONS, 2003, : 1659 - 1663
  • [4] DESCRIPTION OF A SIMULATION ENVIRONMENT TO EVALUATE HIGH-PERFORMANCE ATM FAST PACKET SWITCHES
    GARCIAHARO, J
    MARINSILLUE, R
    MELUSMORENO, JL
    [J]. HIGH PERFORMANCE NETWORKING, V, 1994, 26 : 423 - 438
  • [5] Performance analysis and hardware implementation of a nearly optimal buffer management scheme for high-performance shared-memory switches
    Zheng, Ling
    Pan, Weitao
    Li, Yinghua
    Gao, Ya
    [J]. INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2020, 33 (08)
  • [6] Performance Evaluation of Optical Packet Switches on High Performance Applications
    Meyer, Hugo
    Sancho, Jose Carlos
    Miao, Wang
    Dorren, Harm
    Calabretta, Nicola
    Farreras, Montse
    [J]. PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2015), 2015, : 356 - 363
  • [7] High performance session state management scheme for stateful packet inspection
    Yoon, Seungyong
    Kim, Byoungkoo
    Oh, Jintae
    Jang, Jongsoo
    [J]. MANAGING NEXT GENERATION NETWORKS AND SERVICES, PROCEEDINGS, 2007, 4773 : 591 - +
  • [8] Performance of random early detection packet discard scheme in ATM switches
    [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2000, 28 (04): : 4 - 9
  • [9] QUEUING IN HIGH-PERFORMANCE PACKET SWITCHING
    HLUCHYJ, MG
    KAROL, MJ
    [J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1988, 6 (09) : 1587 - 1597
  • [10] High-Performance Packet Processing and Measurements
    Gallenmueller, Sebastian
    Scholz, Dominik
    Wohlfart, Florian
    Scheitle, Quirin
    Emmerich, Paul
    Carle, Georg
    [J]. 2018 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS & NETWORKS (COMSNETS), 2018, : 1 - 8