Deterministic Stellar BIST for In-System Automotive Test

被引:0
|
作者
Liu, Yingdi [1 ]
Mukherjee, Nilanjan [2 ]
Rajski, Janusz [2 ]
Reddy, Sudhakar M. [1 ]
Tyszer, Jerzy [3 ]
机构
[1] Univ Iowa, Iowa City, IA 52242 USA
[2] Mentor, Wilsonville, OR 97070 USA
[3] Poznan Univ Tech, PL-60965 Poznan, Poland
关键词
automotive embedded test; functional safety; scan-based testing; test application time; test data compression; COMPRESSION; SEQUENCES; ATPG;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
With the growing number of very complex safety-critical components used in advanced driver assistance systems and autonomous vehicles, integrated circuits in this area must adhere to stringent requirements for high quality and long-term reliability driven by functional safety standards. This, in turn, requires advanced test solutions that have to respond to challenges posed by automotive parts. This paper presents Stellar BIST - a deterministic two-level compression scheme for in-system automotive test. The proposed solution seamlessly integrates with any sequential test compression scheme and takes advantage of the fact that certain clusters of test vectors detect many random-resistant faults where a cluster consists of a parent pattern and its transformed derivatives. Stellar BIST involves generating vectors based on simultaneous and multiple complements of scan slices of encodable parent patterns. The multiple complements are also skewed between successive patterns to diversify the resultant tests. The new scheme elevates compression to values unachievable through conventional reseeding-based solutions and provides significant trade-offs between area and time, critical for in-system automotive applications. Experimental results obtained for large industrial designs with stuck-at and transition faults illustrate feasibility of the proposed test scheme and are reported herein.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment
    Wei-Lun Wang
    Kuen-Jong Lee
    Journal of Electronic Testing, 2002, 18 : 43 - 53
  • [32] A low power deterministic test pattern generator for BIST based on cellular automata
    Cao, Bei
    Xiao, Liyi
    Wang, Yongsheng
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 266 - 269
  • [33] X-Tolerant Tunable Compactor for In-System Test
    Liu, Yingdi
    Milewski, Sylwester
    Mrugalski, Grzegorz
    Mukherjee, Nilanjan
    Rajski, Janusz
    Tyszer, Jerzy
    Wldarczak, Bartosz
    2020 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2020,
  • [34] Embedding a Low Power Test Set for Deterministic BIST using a Gray Counter
    Kundu, S.
    Chattopadhyay, S.
    WORLD CONGRESS ON ENGINEERING, WCE 2011, VOL II, 2011, : 1333 - 1338
  • [35] Simple design enhancements enable in-system test: part two
    Jones, TC
    EDN, 2002, 47 (16) : 71 - +
  • [36] Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST
    Hua-Guo Liang
    Sybille Hellebrand
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 2002, 18 : 159 - 170
  • [37] Simple design enhancements enable in-system test: part one
    Jones, TC
    EDN, 2002, 47 (15) : 85 - +
  • [38] Deterministic BIST with multiple scan chains
    Kiefer, Gundolf
    Wunderlich, Hans-Joachim
    Journal of Electronic Testing: Theory and Applications (JETTA), 1999, 14 (01): : 85 - 93
  • [39] Deterministic BIST with multiple scan chains
    Kiefer, G
    Wunderlich, HJ
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1057 - 1064
  • [40] Deterministic BIST in partial scan environment
    Greene, B
    Kay, D
    Mourad, S
    IMTC/O3: PROCEEDINGS OF THE 20TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2003, : 303 - 308