Deterministic Stellar BIST for In-System Automotive Test

被引:0
|
作者
Liu, Yingdi [1 ]
Mukherjee, Nilanjan [2 ]
Rajski, Janusz [2 ]
Reddy, Sudhakar M. [1 ]
Tyszer, Jerzy [3 ]
机构
[1] Univ Iowa, Iowa City, IA 52242 USA
[2] Mentor, Wilsonville, OR 97070 USA
[3] Poznan Univ Tech, PL-60965 Poznan, Poland
关键词
automotive embedded test; functional safety; scan-based testing; test application time; test data compression; COMPRESSION; SEQUENCES; ATPG;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
With the growing number of very complex safety-critical components used in advanced driver assistance systems and autonomous vehicles, integrated circuits in this area must adhere to stringent requirements for high quality and long-term reliability driven by functional safety standards. This, in turn, requires advanced test solutions that have to respond to challenges posed by automotive parts. This paper presents Stellar BIST - a deterministic two-level compression scheme for in-system automotive test. The proposed solution seamlessly integrates with any sequential test compression scheme and takes advantage of the fact that certain clusters of test vectors detect many random-resistant faults where a cluster consists of a parent pattern and its transformed derivatives. Stellar BIST involves generating vectors based on simultaneous and multiple complements of scan slices of encodable parent patterns. The multiple complements are also skewed between successive patterns to diversify the resultant tests. The new scheme elevates compression to values unachievable through conventional reseeding-based solutions and provides significant trade-offs between area and time, critical for in-system automotive applications. Experimental results obtained for large industrial designs with stuck-at and transition faults illustrate feasibility of the proposed test scheme and are reported herein.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] Deterministic BIST with multiple scan chains
    Kiefer, G
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 14 (1-2): : 85 - 93
  • [42] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 159 - 170
  • [43] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 894 - 902
  • [44] Deterministic BIST with Multiple Scan Chains
    Gundolf Kiefer
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 1999, 14 : 85 - 93
  • [45] Software based in-system memory test for highly available systems
    Singh, A
    Bose, D
    Darisala, S
    2005 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING - PROCEEDINGS, 2005, : 89 - 94
  • [46] Built In Self Test (BIST) Survey - An Industry Snapshot of HVM Component BIST usage at Board and System Test
    Conroy, Zoe
    Li, Hui
    Balangue, Jun
    PROCEEDINGS OF THE 2010 34TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010), 2011,
  • [47] A TEST STAR IN A STELLAR SYSTEM
    MAROCHNIK, LS
    SOVIET ASTRONOMY AJ USSR, 1968, 11 (05): : 873 - +
  • [48] In-system programmable logic
    Newton, G
    ELECTRONICS WORLD, 1998, 104 (1745): : 436 - 441
  • [49] Test-Per-Clock Logic BIST with Semi-Deterministic Test Patterns and Zero-Aliasing Compactor
    O. Novák
    Z. Plíva
    J. Nosek
    A. Hlawiczka
    T. Garbolino
    K. Gucwa
    Journal of Electronic Testing, 2004, 20 : 109 - 122
  • [50] Application of deterministic logic BIST on industrial circuits
    Kiefer, G
    Vranken, H
    Marinissen, EJ
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 351 - 362