共 50 条
- [41] Deterministic BIST with multiple scan chains JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 14 (1-2): : 85 - 93
- [42] Two-dimensional test data compression for scan-based deterministic BIST JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 159 - 170
- [43] Two-dimensional test data compression for scan-based deterministic BIST INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 894 - 902
- [45] Software based in-system memory test for highly available systems 2005 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING - PROCEEDINGS, 2005, : 89 - 94
- [46] Built In Self Test (BIST) Survey - An Industry Snapshot of HVM Component BIST usage at Board and System Test PROCEEDINGS OF THE 2010 34TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010), 2011,
- [49] Test-Per-Clock Logic BIST with Semi-Deterministic Test Patterns and Zero-Aliasing Compactor Journal of Electronic Testing, 2004, 20 : 109 - 122
- [50] Application of deterministic logic BIST on industrial circuits JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 351 - 362