Deterministic BIST with multiple scan chains

被引：0
|
作者：
Kiefer, Gundolf [1 ]
Wunderlich, Hans-Joachim [1 ]
机构：
[1] Computer Architecture Lab., Institute of Computer Science, University of Stuttgart, Breitwiesenstr 20/22, 70565 Stuttgart, Germany
来源：
Journal of Electronic Testing: Theory and Applications (JETTA) | 1999年 / 14卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：85 / 93
相关论文
共 50 条
  • [1] Deterministic BIST with multiple scan chains
    Kiefer, G
    Wunderlich, HJ
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1057 - 1064
  • [2] Deterministic BIST with multiple scan chains
    Kiefer, G
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 14 (1-2): : 85 - 93
  • [3] Deterministic BIST with Multiple Scan Chains
    Gundolf Kiefer
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 1999, 14 : 85 - 93
  • [4] Deterministic BIST with partial scan
    Kiefer, G
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (03): : 169 - 177
  • [5] Deterministic BIST with Partial Scan
    Gundolf Kiefer
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 2000, 16 : 169 - 177
  • [6] Constraint input reduction BIST scheme for multiple scan chains
    School of Computer and Information, Hefei University of Technology, Hefei 230009, China
    不详
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao, 2007, 3 (371-375):
  • [7] A BIST scheme for multiple scan chains based on folding computing
    Li, Y. (leentsm@126.com), 1600, Institute of Computing Technology (25):
  • [8] Deterministic BIST in partial scan environment
    Greene, B
    Kay, D
    Mourad, S
    IMTC/O3: PROCEEDINGS OF THE 20TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2003, : 303 - 308
  • [9] Scan-BIST based on transition probabilities for circuits with single and multiple scan chains
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (03) : 591 - 596
  • [10] Reconfigurable scan architecture with weighted scan-enable signals for deterministic BIST
    Xiang, Dong
    Zhao, Yang
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (06) : 999 - 1012
12345