Deterministic BIST with multiple scan chains

被引：0
|
作者：
Kiefer, Gundolf [1 ]
Wunderlich, Hans-Joachim [1 ]
机构：
[1] Computer Architecture Lab., Institute of Computer Science, University of Stuttgart, Breitwiesenstr 20/22, 70565 Stuttgart, Germany
来源：
Journal of Electronic Testing: Theory and Applications (JETTA) | 1999年 / 14卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：85 / 93
相关论文
共 50 条
  • [21] Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST
    Hua-Guo Liang
    Sybille Hellebrand
    Hans-Joachim Wunderlich
    Journal of Electronic Testing, 2002, 18 : 159 - 170
  • [22] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 159 - 170
  • [23] Two-dimensional test data compression for scan-based deterministic BIST
    Liang, HG
    Hellebrand, S
    Wunderlich, HJ
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 894 - 902
  • [24] Logic BIST and scan test techniques for multiple identical blocks
    Arabi, K
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 60 - 65
  • [25] OPTIMAL CONFIGURING OF MULTIPLE SCAN CHAINS
    NARAYANAN, S
    GUPTA, R
    BREUER, MA
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (09) : 1121 - 1131
  • [26] A deterministic scan-BIST architecture with application to field testing of high-availability systems
    Swaminathan, S
    Chakrabarty, K
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 259 - 262
  • [27] Deterministic BIST for RNS adders
    Vergos, HT
    Nikolos, D
    Bellos, M
    IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (07) : 896 - 906
  • [28] Accumulator based deterministic BIST
    Dorsch, R
    Wunderlich, HJ
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 412 - 421
  • [29] On the coverage of delay faults in scan designs with multiple scan chains
    Pomeranz, I
    Reddy, SM
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 206 - 209
  • [30] Scan BIST with biased scan test signals
    Dong, Xiang
    Chen MingJing
    Sun JiaGuang
    SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2008, 51 (07): : 881 - 895
12345