Contact Chains for FinFET Technology Characterization

被引:3
|
作者
Brozek, Tomasz [1 ]
Lam, Stephen [1 ]
Yu, Shia [1 ]
Pak, Mike K. [1 ]
Liu, Tom [1 ]
Vallishayee, Rakesh [1 ]
Yokoyama, Nobuharu [1 ]
机构
[1] PDF Solut, San Jose, CA 95110 USA
关键词
FinFET; CMOS; characterization; contacts; test structures; failure mode;
D O I
10.1109/TSM.2015.2451636
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Electrical characterization remains a key element in technology development and manufacturing of integrated circuits. Contact chain is a well known part of the diagnostic set of test structures used across many generations of silicon processes. Implementation of such test structures becomes challenging in new technologies with 3-D devices, like FinFET. Contacts to active regions of such devices are inherently dependent on the architecture of epitaxial raised source and drain and for proper characterization require the presence of transistor gates, which set the environment for contacts. This paper describes a new type of test structure, so-called gated contact chains, developed for contact process characterization in FinFET technologies. Instead of simple chain of contacts, each structure contains a series of active devices with common gate electrode used to turn on the chain of transistors to enable measurement of chain resistance. To discriminate between chain failures caused by an open contact or by other mechanisms (e.g., bad transistor with very high threshold voltage) a series of measurement under various test conditions was performed and analysed. In order to overcome a limitation of the contact chain size and enable data collection from larger sample of contacts, we proposed to implement the gated chains in addressable arrays, increasing their density and failure rate observability. Finally, the paper presents the examples of electrical failure modes detected by those chains in FinFET process.
引用
收藏
页码:205 / 212
页数:8
相关论文
共 50 条
  • [1] Gated Contact Chains for Process Characterization in FinFET Technologies
    Brozek, Tomasz
    Lam, Stephen
    Yu, Shia
    Pak, Mike
    Liu, Tom
    Valishayee, Rakesh
    Yokoyama, Nobuharu
    2014 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2014, : 64 - 69
  • [2] Reliability Characterization on Advanced FinFET Technology
    Choi, Kihyun
    Jeong, Taeyoung
    Kim, Jinju
    Choo, Seungjin
    Kim, Younghan
    Yeo, Myung Soo
    Lee, Miji
    Kim, Jinseok
    Lee, Euncheol
    IITC2021: 2021 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2021,
  • [3] Cryogenic Characterization and Modeling of 14 nm Bulk FinFET Technology
    Chabane, Asma
    Prathapan, Mridula
    Mueller, Peter
    Cha, Eunjung
    Francese, Pier Andrea
    Kossel, Marcel
    Morf, Thomas
    Zota, Cezar
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 67 - 70
  • [4] Photon emission as a characterization tool for bipolar parasitics in FinFET technology
    Beyreuther, A.
    Herfurth, N.
    Amini, E.
    Nakamura, T.
    De Wolf, I.
    Boit, C.
    MICROELECTRONICS RELIABILITY, 2018, 88-90 : 273 - 276
  • [5] Cryogenic Characterization of 16 nm FinFET Technology for Quantum Computing
    Han, Hung-Chi
    Jazaeri, Farzan
    D'Amico, Antonio
    Baschirotto, Andrea
    Charbon, Edoardo
    Enz, Christian
    IEEE 51ST EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2021), 2021, : 71 - 74
  • [6] Cryogenic Characterization and Modeling of 14 nm Bulk FinFET Technology
    Chabane, Asma
    Prathapan, Mridula
    Mueller, Peter
    Cha, Eunjung
    Francese, Pier Andrea
    Kossel, Marcel
    Morf, Thomas
    Zota, Cezar
    IEEE 51ST EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2021), 2021, : 67 - 70
  • [7] Cryogenic Characterization of 16 nm FinFET Technology for Quantum Computing
    Han, Hung-Chi
    Jazaeri, Farzan
    D'Amico, Antonio
    Baschirotto, Andrea
    Charbon, Edoardo
    Enz, Christian
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 71 - 74
  • [8] Replacement Metal Contact Using Sacrificial ILD0 for Wrap Around Contact in Scaled FinFET Technology
    Chew, S-A.
    Demuynck, S.
    Zhang, L.
    Pacco, A.
    Devriendt, K.
    Teugels, L.
    Hopf, T.
    Versluijs, J.
    Vrancken, C.
    Dangol, A.
    Sanchez, E. Altamirano
    Mocuta, D.
    Horiguchi, N.
    2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 33 - 35
  • [9] (Invited) FinFET Technology
    Cheng, Kangguo
    SEMICONDUCTOR PROCESS INTEGRATION 10, 2017, 80 (04): : 17 - 31
  • [10] Designing with FinFET Technology
    Marshall, Andrew
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 30 - 31