Contact Chains for FinFET Technology Characterization

被引:3
|
作者
Brozek, Tomasz [1 ]
Lam, Stephen [1 ]
Yu, Shia [1 ]
Pak, Mike K. [1 ]
Liu, Tom [1 ]
Vallishayee, Rakesh [1 ]
Yokoyama, Nobuharu [1 ]
机构
[1] PDF Solut, San Jose, CA 95110 USA
关键词
FinFET; CMOS; characterization; contacts; test structures; failure mode;
D O I
10.1109/TSM.2015.2451636
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Electrical characterization remains a key element in technology development and manufacturing of integrated circuits. Contact chain is a well known part of the diagnostic set of test structures used across many generations of silicon processes. Implementation of such test structures becomes challenging in new technologies with 3-D devices, like FinFET. Contacts to active regions of such devices are inherently dependent on the architecture of epitaxial raised source and drain and for proper characterization require the presence of transistor gates, which set the environment for contacts. This paper describes a new type of test structure, so-called gated contact chains, developed for contact process characterization in FinFET technologies. Instead of simple chain of contacts, each structure contains a series of active devices with common gate electrode used to turn on the chain of transistors to enable measurement of chain resistance. To discriminate between chain failures caused by an open contact or by other mechanisms (e.g., bad transistor with very high threshold voltage) a series of measurement under various test conditions was performed and analysed. In order to overcome a limitation of the contact chain size and enable data collection from larger sample of contacts, we proposed to implement the gated chains in addressable arrays, increasing their density and failure rate observability. Finally, the paper presents the examples of electrical failure modes detected by those chains in FinFET process.
引用
收藏
页码:205 / 212
页数:8
相关论文
共 50 条
  • [31] FinFET technology for analog and RF circuits
    Parvais, B.
    Subramanian, V.
    Mercha, A.
    Dehan, M.
    Wambacq, P.
    Sanssen, W.
    Groeseneken, G.
    Decoutere, S.
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 182 - +
  • [32] Variation improvement for manufacturable FINFET technology
    Pal, Rohit
    Togo, Mitsuhiro
    Yong, Yoong
    Vanamurthy, Lakshmanan
    Muralidharan, Sruthi
    Zhang, Xing
    Carter, Richard
    Eller, Manfred
    Samavedam, Srikanth
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [33] Sub-10-9 Ω-cm2 n-Type Contact Resistivity for FinFET Technology
    Niimi, Hiroaki
    Liu, Zuoguang
    Gluschenkov, Oleg
    Mochizuki, Shogo
    Fronheiser, Jody
    Li, Juntao
    Demarest, James
    Zhang, Chen
    Liu, Bei
    Yang, Jie
    Raymond, Mark
    Haran, Bala
    Bu, Huiming
    Yamashita, Tenko
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (11) : 1371 - 1374
  • [34] Thermal-Neutron SER Mitigation by Cobalt-Contact in 7 nm Bulk-FinFET Technology
    Uemura, Taiki
    Chung, Byungjin
    Kim, Jegon
    Shim, Hyewon
    Chung, Shinyoung
    Lee, Brandon
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [35] Thermal-Neutron SER Mitigation by Cobalt-Contact in 7 nm Bulk-FinFET Technology
    Uemnrct, Taiki
    Chung, Byiingjin
    Kim, Jegon
    Shim, Hvewon
    Chung, Shinyoung
    Lee, Brandon
    Choi, Jaehee
    Ohnishi, Shota
    Machida, Ken
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [36] Micro-Latchup Location and Temperature Characterization in a 7-nm Bulk FinFET Technology
    Pieper, N. J.
    Xiong, Y.
    Feeley, A.
    Walker, D. G.
    Fung, R.
    Wen, S. -J.
    Ball, D. R.
    Bhuva, B. L.
    2021 21ST EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2021, : 46 - 52
  • [37] Effects of Far-BEOL anneal on the WLR and Product Reliability Characterization of FinFET Process Technology
    Sagong, Hyun Chul
    Kim, Hyunjin
    Choo, Seungjin
    Yoon, Sungyoung
    Shim, Hyewon
    Ha, Sangsu
    Jeong, Tae-Young
    Choe, Minhyeok
    Park, Junekyun
    Shin, Sangchul
    Pae, Sangwoo
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [38] Vertical finFET with Salicide Contact for Potential Power Applications
    Zhai, Yujia
    Mathew, Leo
    Rao, Rajesh
    Sreenivasan, S. V.
    Willson, C. Grant
    Banerjee, Sanjay K.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2014, 3 (10) : Q203 - Q206
  • [39] Characterization of charge sharing induced by high LET heavy ions using inverter chains in a commercial bulk FinFET process
    Huang, Pengcheng
    Yue, Daheng
    Chi, Yaqing
    Sun, Qian
    Liang, Bin
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (08)
  • [40] Four-terminal FinFET device technology
    Masahara, A.
    Endo, K.
    Liu, Y. X.
    O'uchi, S.
    Matsukawa, T.
    Surdeanu, R.
    Witters, L.
    Doornbos, G.
    Nguyen, V. H.
    Van den Bosch, G.
    Vrancken, C.
    Jurczak, M.
    Biesemans, S.
    Suzuki, E.
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 55 - +