Contact Chains for FinFET Technology Characterization

被引:3
|
作者
Brozek, Tomasz [1 ]
Lam, Stephen [1 ]
Yu, Shia [1 ]
Pak, Mike K. [1 ]
Liu, Tom [1 ]
Vallishayee, Rakesh [1 ]
Yokoyama, Nobuharu [1 ]
机构
[1] PDF Solut, San Jose, CA 95110 USA
关键词
FinFET; CMOS; characterization; contacts; test structures; failure mode;
D O I
10.1109/TSM.2015.2451636
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Electrical characterization remains a key element in technology development and manufacturing of integrated circuits. Contact chain is a well known part of the diagnostic set of test structures used across many generations of silicon processes. Implementation of such test structures becomes challenging in new technologies with 3-D devices, like FinFET. Contacts to active regions of such devices are inherently dependent on the architecture of epitaxial raised source and drain and for proper characterization require the presence of transistor gates, which set the environment for contacts. This paper describes a new type of test structure, so-called gated contact chains, developed for contact process characterization in FinFET technologies. Instead of simple chain of contacts, each structure contains a series of active devices with common gate electrode used to turn on the chain of transistors to enable measurement of chain resistance. To discriminate between chain failures caused by an open contact or by other mechanisms (e.g., bad transistor with very high threshold voltage) a series of measurement under various test conditions was performed and analysed. In order to overcome a limitation of the contact chain size and enable data collection from larger sample of contacts, we proposed to implement the gated chains in addressable arrays, increasing their density and failure rate observability. Finally, the paper presents the examples of electrical failure modes detected by those chains in FinFET process.
引用
收藏
页码:205 / 212
页数:8
相关论文
共 50 条
  • [41] Identifying sources of overlay error in FinFET technology
    Laidler, D
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XIX, PTS 1-3, 2005, 5752 : 80 - 90
  • [42] A W-Band Amplifier in FinFET Technology
    Ng, Yuen-Sum
    Wang, Yunshan
    Wang, Huei
    2024 IEEE 24TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, SIRF, 2024, : 5 - 8
  • [43] Source/drain eSiGe engineering for FinFET technology
    Peng, Jianwei
    Qi, Yi
    Lo, Hsien-Ching
    Zhao, Pei
    Yong, Chloe
    Yan, Jianghu
    Dou, Xinyuan
    Zhan, Hui
    Shen, Yanping
    Regonda, Suresh
    Hu, Owen
    Yu, Hong
    Joshi, Manoj
    Adams, Charlotte
    Carter, Rick
    Samavedam, Srikanth
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2017, 32 (09)
  • [44] DUMMY POLY REMOVAL IN FINFET TECHNOLOGY NODE
    Huang, Ruixuan
    Ji, Shiliang
    Han, Qiuhua
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
  • [45] Heated Ion Implantation Technology for FinFET Application
    Onoda, Hiroshi
    Mizubayashi, Wataru
    Nakashima, Yoshiki
    Masahara, Meishoku
    2014 INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY (IWJT), 2014, : 126 - 131
  • [46] Device reliability challenges in advanced finfet technology
    Wan, Xinggong
    Electronic Device Failure Analysis, 2019, 21 (04): : 30 - 37
  • [47] Middle of Line: Challenges and Their Resolution for FinFET Technology
    Mishra, Shiv Kumar
    Geiss, Erik
    Kumar, Aditya
    Malinowski, Arkadiusz
    Zhi, Gao Wen
    Lin, Wenhe
    Indajang, Bangun
    Slisher, Dustin
    2020 31ST ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2020,
  • [48] Reliability on Evolutionary FinFET CMOS Technology and Beyond
    Choi, Kihyun
    Sagong, Hyun Chul
    Jin, Minjung
    Hai, Jiang
    Lee, Miji
    Jeong, Taeyoung
    Yeo, Myung Soo
    Shim, Hyewon
    Ahn, Da
    Kim, Wooyeon
    Kim, Yongjeung
    Park, JuneKyun
    Rhee, Hwasung
    Lee, Euncheol
    2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
  • [49] Trojan Detection in Embedded Systems With FinFET Technology
    Surabhi, Virinchi Roy
    Krishnamurthy, Prashanth
    Amrouch, Hussam
    Henkel, Joerg
    Karri, Ramesh
    Khorrami, Farshad
    IEEE TRANSACTIONS ON COMPUTERS, 2022, 71 (11) : 3061 - 3071
  • [50] Smart scaling technology for advanced FinFET node
    Kye, Jongwook
    Kim, Hoonki
    Lim, Jinyoung
    Lee, Seungyoung
    Jung, Jonghoon
    Song, Taejoong
    2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2018, : 149 - 150