Deterministic Stellar BIST for Automotive ICs

被引:12
|
作者
Liu, Yingdi [1 ]
Mukherjee, Nilanjan [1 ]
Rajski, Janusz [1 ]
Reddy, Sudhakar M. [2 ]
Tyszer, Jerzy [3 ]
机构
[1] Mentor, Wilsonville, OR 97070 USA
[2] Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA
[3] Poznan Univ Tech, Fac Elect & Telecommun, PL-60965 Poznan, Poland
关键词
Built-in self-test; Automotive engineering; Circuit faults; Integrated circuits; Safety; Reliability; Registers; Automotive embedded test; functional safety; scan-based testing; test application time; test data compression; TEST PATTERN GENERATION; BUILT-IN-TEST; LOGIC BIST; TEST SET; COMPRESSION; SEQUENCES; CIRCUITS; ATPG;
D O I
10.1109/TCAD.2019.2925353
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As the automotive industry enters a period of rapid evolution changing the way cars are designed and produced, the number of complex safety-critical components deployed in advanced driver assistance systems or autonomous vehicles is progressively rising with high-end models containing around 120 MCUs. These integrated circuits must adhere to stringent requirements for high quality and long-term reliability driven by functional safety standards. This requires test solutions that address challenges posed by automotive electronics. This paper presents Stellar BIST-a next generation compression scheme for in-system automotive test. The proposed solution can work with any sequential test compression. It builds on a finding that certain clusters of test vectors are capable of detecting many random-resistant faults, where a cluster consists of a parent (base) pattern and its transformed derivatives. Stellar BIST involves generating vectors based on simultaneous and multiple complements of scan slices of encodable parent patterns. The multiple complements are also skewed between successive patterns to diversify the resultant tests. The new scheme elevates compression to values unachievable through conventional reseeding-based solutions and provides significant tradeoffs between storage requirements and test application time, critical for in-system automotive applications. The experimental results obtained for industrial designs and different fault models illustrate feasibility of the proposed test scheme and are reported herein.
引用
收藏
页码:1699 / 1710
页数:12
相关论文
共 50 条
  • [31] Test Sequence-Optimized BIST for Automotive Applications
    Kaczmarek, Bartosz
    Mrugalski, Grzegorz
    Mukherjee, Nilanjan
    Rajski, Janusz
    Rybak, Lukasz
    Tyszer, Jerzy
    2020 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2020), 2020,
  • [32] MULTIMEDIA AND GRAPHICS ICS BRING STELLAR PERFORMANCE
    BURSKY, D
    ELECTRONIC DESIGN, 1995, 43 (23) : 88 - &
  • [33] Deterministic and low power BIST based on scan slice overlapping
    Li, J
    Han, YH
    Li, XW
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5670 - 5673
  • [34] Efficient compression and application of deterministic patterns in a logic BIST architecture
    Wohl, P
    Waicukauski, JA
    Patel, S
    Amin, MB
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 566 - 569
  • [35] Scalable selector architecture for X-tolerant deterministic BIST
    Wohl, P
    Waicukauski, JA
    Patel, S
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 934 - 939
  • [36] On the Generation of Compact Deterministic Test Sets for BIST Ready Designs
    Kumar, Amit
    Rajski, Janusz
    Reddy, Sudhakar M.
    Rinderknecht, Thomas
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 201 - 206
  • [37] An Effective Deterministic BIST Scheme for Shifter/Accumulator Pairs in Datapaths
    Nektarios Kranitis
    Antonis Paschalis
    Dimitris Gizopoulos
    Mihalis Psarakis
    Yervant Zorian
    Journal of Electronic Testing, 2001, 17 : 97 - 107
  • [38] An effective deterministic BIST scheme for shifter/accumulator pairs in datapaths
    Kranitis, N
    Psarakis, M
    Gizopoulos, D
    Paschalis, A
    Zorian, Y
    INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 343 - 349
  • [39] An effective deterministic BIST scheme for shifter/accumulator pairs in datapaths
    Kranitis, N
    Paschalis, A
    Gizopoulos, D
    Psarakis, M
    Zorian, Y
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (02): : 97 - 107
  • [40] LBIST for Automotive ICs With Enhanced Test Generation
    Kaczmarek, Bartosz
    Mrugalski, Grzegorz
    Mukherjee, Nilanjan
    Pogiel, Artur
    Rajski, Janusz
    Rybak, Lukasz
    Tyszer, Jerzy
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (07) : 2290 - 2300