Deterministic Stellar BIST for Automotive ICs

被引:12
|
作者
Liu, Yingdi [1 ]
Mukherjee, Nilanjan [1 ]
Rajski, Janusz [1 ]
Reddy, Sudhakar M. [2 ]
Tyszer, Jerzy [3 ]
机构
[1] Mentor, Wilsonville, OR 97070 USA
[2] Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA
[3] Poznan Univ Tech, Fac Elect & Telecommun, PL-60965 Poznan, Poland
关键词
Built-in self-test; Automotive engineering; Circuit faults; Integrated circuits; Safety; Reliability; Registers; Automotive embedded test; functional safety; scan-based testing; test application time; test data compression; TEST PATTERN GENERATION; BUILT-IN-TEST; LOGIC BIST; TEST SET; COMPRESSION; SEQUENCES; CIRCUITS; ATPG;
D O I
10.1109/TCAD.2019.2925353
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As the automotive industry enters a period of rapid evolution changing the way cars are designed and produced, the number of complex safety-critical components deployed in advanced driver assistance systems or autonomous vehicles is progressively rising with high-end models containing around 120 MCUs. These integrated circuits must adhere to stringent requirements for high quality and long-term reliability driven by functional safety standards. This requires test solutions that address challenges posed by automotive electronics. This paper presents Stellar BIST-a next generation compression scheme for in-system automotive test. The proposed solution can work with any sequential test compression. It builds on a finding that certain clusters of test vectors are capable of detecting many random-resistant faults, where a cluster consists of a parent (base) pattern and its transformed derivatives. Stellar BIST involves generating vectors based on simultaneous and multiple complements of scan slices of encodable parent patterns. The multiple complements are also skewed between successive patterns to diversify the resultant tests. The new scheme elevates compression to values unachievable through conventional reseeding-based solutions and provides significant tradeoffs between storage requirements and test application time, critical for in-system automotive applications. The experimental results obtained for industrial designs and different fault models illustrate feasibility of the proposed test scheme and are reported herein.
引用
收藏
页码:1699 / 1710
页数:12
相关论文
共 50 条
  • [41] LAN control and transceiver ICs for automotive use
    Okamoto, Yasushi
    Takai, Kazuyoshi
    Mitsubishi Electric Advance, 1993, 63 : 10 - 12
  • [42] Analog ICs for Automotive under EMI Attack
    Richelli, Anna
    Colalongo, Luigi
    Kovacs-Vajna, Zs M.
    2019 AEIT INTERNATIONAL ANNUAL CONFERENCE (AEIT), 111TH EDITION, 2019,
  • [43] Modeling the thermal transients in automotive power ICs
    Shekar, MS
    Hartular, A
    Wrathall, B
    Williams, RK
    ISPSD '96 - 8TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, PROCEEDINGS, 1996, : 223 - 226
  • [44] Tutorial: Digital Testing of ICs for Automotive Applications
    Mukherjee, Nilanjan
    Rajski, Janusz
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 14 - 16
  • [45] Time and Area Optimized Testing of Automotive ICs
    Mukherjee, Nilanjan
    Tille, Daniel
    Sapati, Mahendar
    Liu, Yingdi
    Mayer, Jeffrey
    Milewski, Sylwester
    Moghaddam, Elham
    Rajski, Janusz
    Solecki, Jedrzej
    Tyszer, Jerzy
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (01) : 76 - 88
  • [46] A deterministic BIST scheme for test time reduction in VLSI circuits
    Solana, JA
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 1086 - 1097
  • [47] Enhancements in deterministic BIST implementations for improving test of complex SOCs
    Jain, Sandeep
    Abraham, Jais
    Vooka, Srinivas Kumar
    Kale, Sumant
    Dutta, Amit
    Parekhji, Rubin
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 339 - +
  • [48] Efficient Test Scheduling for Reusable BIST in 3D Stacked ICs
    Mohan, Navya
    Krishnan, Maya
    Rai, Sudhir Kumar
    MathuMeitha, M.
    Sivakalyan, S.
    2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2017, : 1349 - 1355
  • [49] A Distributed, Reconfigurable, and Reusable BIST Infrastructure for 3D-Stacked ICs
    Agrawal, Mukesh
    Chakrabarty, Krishnendu
    Eklow, Bill
    2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
  • [50] An Interlayer Interconnect BIST and Diagnosis Solution for Monolithic 3-D ICs
    Koneru, Abhishek
    Chakrabarty, Krishnendu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 3056 - 3066