VerMI: Verification Tool for Masked Implementations

被引:0
|
作者
Arribas, Victor [1 ]
Nikova, Svetla [1 ]
Rijmen, Vincent [1 ]
机构
[1] Katholieke Univ Leuven, Imec COSIC, Leuven, Belgium
基金
欧盟地平线“2020”;
关键词
VerMI; Masking; Side-Channel Analysis; Glitches; Formal Verification; Logic Simulator; Non-completeness; Uniformity;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Masking is a widely used countermeasure against Side-Channel Attacks, nonetheless, the implementation of these countermeasures is challenging. Experimental security evaluation requires special equipment, a considerable amount of time, and extensive technical knowledge. Therefore, to automate and to speed up this process, a formal verification can be performed to asses the security of a design. In this work we present VerMI, a verification tool in the form of a logic simulator that checks the properties defined in Threshold Implementations to address the security of a hardware implementation for meaningful orders of security. The tool is designed so that any masking scheme can be evaluated. It accepts combinational and sequential logic and is able to analyze an entire cipher in short time. With the tool we have managed to spot a flaw in the round-based KECCAK implementation by Gross et al., published in DSD 2017.
引用
收藏
页码:381 / 384
页数:4
相关论文
共 50 条
  • [21] Efficient collision attacks on smart card implementations of masked AES
    WANG An
    WANG ZongYue
    ZHENG XueXin
    WANG XiaoMei
    CHEN Man
    ZHANG GuoShuang
    WU LiJi
    Science China(Information Sciences), 2015, 58 (05) : 97 - 111
  • [22] Efficient collision attacks on smart card implementations of masked AES
    Wang An
    Wang ZongYue
    Zheng XueXin
    Wang XiaoMei
    Chen Man
    Zhang GuoShuang
    Wu LiJi
    SCIENCE CHINA-INFORMATION SCIENCES, 2015, 58 (05) : 1 - 15
  • [23] Analyzing side channel leakage of masked implementations with Stochastic methods
    Lemke-Rust, Kerstin
    Paar, Christof
    COMPUTER SECURITY - ESORICS 2007, PROCEEDINGS, 2007, 4734 : 454 - +
  • [24] Vivienne: Relational Verification of Cryptographic Implementations in WebAssembly
    Tsoupidi, Rodothea Myrsini
    Balliu, Musard
    Baudry, Benoit
    2021 IEEE SECURE DEVELOPMENT CONFERENCE (SECDEV 2021), 2021, : 94 - 102
  • [25] VERIFICATION OF HIGH-LEVEL PROTOCOL IMPLEMENTATIONS
    WEAVING, K
    COMPUTER COMMUNICATIONS, 1981, 4 (02) : 56 - 60
  • [26] Automatic Formal Verification of Block Cipher Implementations
    Smith, Eric Whitman
    Dill, David L.
    2008 FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2008, : 45 - 51
  • [27] Formal verification of parametric multiplicative division implementations
    Kikkeri, N
    Seidel, PM
    2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 599 - 602
  • [28] Equivalence verification of FPGA and structured ASIC implementations
    Pistorius, Joachim
    Hutton, Mike
    Schleicher, Jay
    Lotov, Mihail
    Julias, Enoch
    Tharmalingam, Kumara
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 423 - 428
  • [29] Formal verification of security protocol implementations: a survey
    Avalle, Matteo
    Pironti, Alfredo
    Sisto, Riccardo
    FORMAL ASPECTS OF COMPUTING, 2014, 26 (01) : 99 - 123
  • [30] Q: A Sound Verification Framework for Statecharts and Their Implementations
    Pollard, Samuel D.
    Armstrong, Robert C.
    Bender, John
    Hulette, Geoffrey C.
    Mahmood, Raheel S.
    Morris, Karla
    Rawlings, Blake C.
    Aytac, Jon M.
    PROCEEDINGS OF THE 8TH ACM SIGPLAN INTERNATIONAL WORKSHOP ON FORMAL TECHNIQUES FOR SAFETY-CRITICAL SYSTEMS, FTSCS 2022, 2022, : 16 - 26