Q: A Sound Verification Framework for Statecharts and Their Implementations

被引:1
|
作者
Pollard, Samuel D. [1 ]
Armstrong, Robert C. [1 ]
Bender, John [1 ]
Hulette, Geoffrey C. [1 ]
Mahmood, Raheel S. [1 ]
Morris, Karla [1 ]
Rawlings, Blake C. [1 ]
Aytac, Jon M. [1 ]
机构
[1] Sandia Natl Labs, Livermore, CA 87185 USA
关键词
formal methods; state machines; C; specification languages; temporal logic; model checking;
D O I
10.1145/3563822.3568014
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
We present Q Framework: a verification framework used at Sandia National Laboratories. Qis a collection of tools used to verify safety and correctness properties of high-consequence embedded systems and captures the structure and compositionality of system specifications written with state machines in order to prove system-level properties about their implementations. Q consists of two main workflows: 1) compilation of temporal properties and state machine models (such as those made with Stateflow) into SMV models and 2) generation of ACSL specifications for the C code implementation of the state machine models. These together prove a refinement relation between the state machine model and its C code implementation, with proofs of properties checked by NuSMV (for SMV models) and Frama-C (for ACSL specifications).
引用
收藏
页码:16 / 26
页数:11
相关论文
共 50 条
  • [1] Interactive verification of statecharts
    Thums, A
    Schellhorn, G
    Ortmeier, F
    Reif, W
    INTEGRATION OF SOFTWARE SPECIFICATION TECHNIQUES FOR APPLICATIONS IN ENGINEERING, 2004, 3147 : 355 - 373
  • [2] Sound Verification of Security Protocols: From Design to Interoperable Implementations
    Arquint, Linard
    Wolf, Felix A.
    Lallemand, Joseph
    Sasse, Ralf
    Sprenger, Christoph
    Wiesner, Sven N.
    Basin, David
    Mueller, Peter
    2023 IEEE SYMPOSIUM ON SECURITY AND PRIVACY, SP, 2023, : 1077 - 1093
  • [3] A Verification framework for Analyzing Security Implementations in an Enterprise LAN
    Bera, P.
    Dasgupta, Pallab
    Ghosh, S. K.
    2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 1008 - +
  • [4] Reachability Verification of Rhapsody Statecharts
    Madhukar, Kumar
    Metta, Ravindra
    Singh, Priyanka
    Venkatesh, R.
    IEEE SIXTH INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION WORKSHOPS (ICSTW 2013), 2013, : 96 - 101
  • [5] Trace Based Reachability Verification for Statecharts
    Madhukar, Kumar
    Metta, Ravindra
    Shrotri, Ulka
    Venkatesh, R.
    2013 1ST FME WORKSHOP ON FORMAL METHODS IN SOFTWARE ENGINEERING (FORMALISE), 2013, : 22 - 28
  • [6] On requirement verification for evolving Statecharts specifications
    Carlo Ghezzi
    Claudio Menghi
    Amir Molzam Sharifloo
    Paola Spoletini
    Requirements Engineering, 2014, 19 : 231 - 255
  • [7] On requirement verification for evolving Statecharts specifications
    Ghezzi, Carlo
    Menghi, Claudio
    Sharifloo, Amir Molzam
    Spoletini, Paola
    REQUIREMENTS ENGINEERING, 2014, 19 (03) : 231 - 255
  • [8] Verification of Statecharts Using Data Abstraction
    Helke, Steffen
    Kammueller, Florian
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2016, 7 (01) : 571 - 583
  • [9] Formal verification and hardware design with statecharts
    Philipps, J
    Scholz, P
    PROSPECTS FOR HARDWARE FOUNDATIONS: ESPRIT WORKING GROUP 8533 NADA - NEW HARDWARE DESIGN METHODS SURVEY CHAPTERS, 1998, 1546 : 356 - 389
  • [10] Compositional verification of quantitative properties of statecharts
    Levi, F
    JOURNAL OF LOGIC AND COMPUTATION, 2001, 11 (06) : 829 - 878