VerMI: Verification Tool for Masked Implementations

被引:0
|
作者
Arribas, Victor [1 ]
Nikova, Svetla [1 ]
Rijmen, Vincent [1 ]
机构
[1] Katholieke Univ Leuven, Imec COSIC, Leuven, Belgium
基金
欧盟地平线“2020”;
关键词
VerMI; Masking; Side-Channel Analysis; Glitches; Formal Verification; Logic Simulator; Non-completeness; Uniformity;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Masking is a widely used countermeasure against Side-Channel Attacks, nonetheless, the implementation of these countermeasures is challenging. Experimental security evaluation requires special equipment, a considerable amount of time, and extensive technical knowledge. Therefore, to automate and to speed up this process, a formal verification can be performed to asses the security of a design. In this work we present VerMI, a verification tool in the form of a logic simulator that checks the properties defined in Threshold Implementations to address the security of a hardware implementation for meaningful orders of security. The tool is designed so that any masking scheme can be evaluated. It accepts combinational and sequential logic and is able to analyze an entire cipher in short time. With the tool we have managed to spot a flaw in the round-based KECCAK implementation by Gross et al., published in DSD 2017.
引用
收藏
页码:381 / 384
页数:4
相关论文
共 50 条
  • [31] Using Templates to Attack Masked Montgomery Ladder Implementations of Modular Exponentiation
    Herbst, Christoph
    Medwed, Marcel
    INFORMATION SECURITY APPLICATIONS, 2009, 5379 : 1 - 13
  • [32] Pinpointing the side-channel leakage of masked AES hardware implementations
    Mangard, Stefan
    Schramm, Kai
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2006, PROCEEDINGS, 2006, 4249 : 76 - 90
  • [33] Fault-Assisted Side-Channel Analysis of Masked Implementations
    Yao, Yuan
    Yang, Mo
    Patrick, Conor
    Yuce, Bilgiday
    Schaumont, Patrick
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2018, : 57 - 64
  • [34] Efficient Profiled Side-Channel Analysis of Masked Implementations, Extended
    Bronchain, Olivier
    Durvaux, Francois
    Masure, Loic
    Standaert, Francois-Xavier
    IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2022, 17 : 574 - 584
  • [35] Fault Rate Analysis: Breaking Masked AES Hardware Implementations Efficiently
    Wang, An
    Chen, Man
    Wang, Zongyue
    Wang, Xiaoyun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (08) : 517 - 521
  • [36] Tornado: Automatic Generation of Probing-Secure Masked Bitsliced Implementations
    Belaid, Sonia
    Dagand, Pierre-Evariste
    Mercadier, Darius
    Rivain, Matthieu
    Wintersdorff, Raphael
    ADVANCES IN CRYPTOLOGY - EUROCRYPT 2020, PT III, 2020, 12107 : 311 - 341
  • [37] Automated Verification of Correctness for Masked Arithmetic Programs
    Liu, Mingyang
    Song, Fu
    Chen, Taolue
    COMPUTER AIDED VERIFICATION, CAV 2023, PT III, 2023, 13966 : 255 - 280
  • [38] Verifying and Quantifying Side-channel Resistance of Masked Software Implementations
    Gao, Pengfei
    Zhang, Jun
    Song, Fu
    Wang, Chao
    ACM TRANSACTIONS ON SOFTWARE ENGINEERING AND METHODOLOGY, 2019, 28 (03)
  • [39] LS-Designs: Bitslice Encryption for Efficient Masked Software Implementations
    Grosso, Vincent
    Leurent, Gaetan
    Standaert, Francois-Xavier
    Varici, Kerem
    FAST SOFTWARE ENCRYPTION, FSE 2014, 2015, 8540 : 18 - 37
  • [40] Exploring Multi-task Learning in the Context of Masked AES Implementations
    Marquet, Thomas
    Oswald, Elisabeth
    CONSTRUCTIVE SIDE-CHANNEL ANALYSIS AND SECURE DESIGN, COSADE 2024, 2024, 14595 : 93 - 112