Design for Verification

被引:4
|
作者
Francis, Andrew [1 ]
Maropoulos, Paul [2 ]
Mullineux, Glen [1 ]
Keogh, Patrick [1 ]
机构
[1] Univ Bath, Mehcan Engn, Bath BA2 7AY, Avon, England
[2] Aston Univ, Birmingham B4 7ET, W Midlands, England
基金
英国工程与自然科学研究理事会;
关键词
Design for Verification; Metrology; Process Management; Product Design; Manufacturing Planning; Uncertainty Estimation;
D O I
10.1016/j.procir.2016.10.017
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Increased competition in the aerospace market has placed additional demands on aerospace manufacturers to reduce costs, increase product flexibility and improve manufacturing efficiency. There is a knowledge gap within the sphere of digital to physical dimensional verification and on how to successfully achieve dimensional specifications within real-world assembly factories that are subject to varying environmental conditions. This paper describes a novel Design for Verification (DEV) framework to be used within low rate and high value and complexity manufacturing industries to aid in achieving high productivity in assembly via the effective dimensional verification of large volume structures, during final assembly. The 'Design for Verification' framework has been developed to enable engineers to design and plan the effective dimensional verification of large volume, complex structures in order to reduce failure rates and end-product costs, improve process integrity and efficiency, optimise metrology processes, decrease tooling redundancy and increase product quality and conformance to specification. The theoretical elements of the DfV methods are outlined, together with their testing using industrial case studies of representative complexity. The industrial tests have proven that by using the new Design for Verification methods alongside the traditional 'Design for X' toolbox, resulted in improved tolerance analysis and synthesis, optimized large volume metrology and assembly processes and more cost effective tool and jig design. (C) 2016 Published by Elsevier B.V.
引用
下载
收藏
页码:61 / 66
页数:6
相关论文
共 50 条
  • [31] Design and verification driven by assertions
    Torres, F
    Vaca, S
    Torres, D
    González, RE
    2004 1st International Conference on Electrical and Electronics Engineering (ICEEE), 2004, : 188 - 193
  • [32] Supporting verification of design intent
    Faraj, I
    SYSTEM-BASED VISION FOR STRATEGIC AND CREATIVE DESIGN, VOLS 1-3, 2003, : 1575 - 1580
  • [33] Design and verification of parallel programs
    Wang, J
    Chi, XB
    DCABES 2004, Proceedings, Vols, 1 and 2, 2004, : 317 - 319
  • [34] A VLSI DESIGN VERIFICATION STRATEGY
    TRAN, AS
    FORSBERG, RA
    LEE, JC
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1982, 26 (04) : 475 - 484
  • [35] Incremental formal design verification
    Swamy, Gitanjali M.
    Brayton, Robert K.
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 458 - 465
  • [36] Design verification of complex microprocessors
    Yim, JS
    Park, CJ
    Park, IC
    Kyung, CM
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1997, 7 (04) : 301 - 318
  • [37] SFT monitoring and design verification
    Markey, Ian
    ISAB-2010 - FIRST INTERNATIONAL SYMPOSIUM ON ARCHIMEDES BRIDGE, 2010, 4 : 319 - 323
  • [38] Probabilistic Verification in Mechanism Design
    Ball, Ian
    Kattwinkel, Deniz
    ACM EC '19: PROCEEDINGS OF THE 2019 ACM CONFERENCE ON ECONOMICS AND COMPUTATION, 2019, : 389 - 390
  • [39] Design verification for control engineering
    Boulton, RJ
    Gottliebsen, H
    Hardy, R
    Kelsey, T
    Martin, U
    INTEGRATED FORMAL METHODS, PROCEEDINGS, 2004, 2999 : 21 - 35
  • [40] Long distance design verification
    Thilmany, J
    MECHANICAL ENGINEERING, 2000, 122 (03) : 20 - 20